Searched +full:dwc +full:- +full:ahci (Results 1 – 14 of 14) sorted by relevance
/Linux-v6.1/Documentation/devicetree/bindings/ata/ |
D | snps,dwc-ahci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/ata/snps,dwc-ahci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Synopsys DWC AHCI SATA controller 10 - Serge Semin <fancer.lancer@gmail.com> 13 This document defines device tree bindings for the generic Synopsys DWC 14 implementation of the AHCI SATA controller. 17 - $ref: snps,dwc-ahci-common.yaml# 22 - description: Synopsys AHCI SATA-compatible devices [all …]
|
D | snps,dwc-ahci-common.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/ata/snps,dwc-ahci-common.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Synopsys DWC AHCI SATA controller properties 10 - Serge Semin <fancer.lancer@gmail.com> 13 This document defines device tree schema for the generic Synopsys DWC 14 AHCI controller properties. 19 - $ref: ahci-common.yaml# 30 Basic DWC AHCI SATA clock sources like application AXI/AHB BIU clock, [all …]
|
D | baikal,bt1-ahci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/ata/baikal,bt1-ahci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Baikal-T1 SoC AHCI SATA controller 10 - Serge Semin <fancer.lancer@gmail.com> 13 AHCI SATA controller embedded into the Baikal-T1 SoC is based on the 14 DWC AHCI SATA v4.10a IP-core. 17 - $ref: snps,dwc-ahci-common.yaml# 21 const: baikal,bt1-ahci [all …]
|
/Linux-v6.1/drivers/ata/ |
D | ahci_dwc.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 3 * DWC AHCI SATA Platform driver 23 #include "ahci.h" 25 #define DRV_NAME "ahci-dwc" 29 /* DWC AHCI SATA controller specific registers */ 95 /* Baikal-T1 AHCI SATA specific registers */ 127 struct ahci_dwc_host_priv *dpriv = hpriv->plat_data; in ahci_bt1_init() 134 dev_err(&dpriv->pdev->dev, "No system clocks specified\n"); in ahci_bt1_init() 135 return -EINVAL; in ahci_bt1_init() 145 dev_err(&dpriv->pdev->dev, "Couldn't assert the resets\n"); in ahci_bt1_init() [all …]
|
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0 10 uses pata-platform driver to enable the relevant driver in the 21 If you want to use an ATA hard disk, ATA tape drive, ATA CD-ROM or 62 <file:Documentation/admin-guide/kernel-parameters.txt>. 76 This option adds support for ATA-related ACPI objects. 107 comment "Controllers with non-SFF native interface" 110 tristate "AHCI SATA support" 114 This option enables support for AHCI Serial ATA. 125 for chipsets / "South Bridges" supporting low-power modes. Such 140 tristate "Platform AHCI SATA support" [all …]
|
D | sata_dwc_460ex.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 5 * Synopsys DesignWare Cores (DWC) SATA host driver 39 #define DRV_NAME "sata-dwc" 58 /* DWC SATA Registers */ 93 /* DWC SATA Register Operations */ 128 struct ata_probe_ent *pe; /* ptr to probe-ent */ 158 * Commonly used DWC SATA driver macros 160 #define HSDEV_FROM_HOST(host) ((struct sata_dwc_device *)(host)->private_data) 161 #define HSDEV_FROM_AP(ap) ((struct sata_dwc_device *)(ap)->host->private_data) 162 #define HSDEVP_FROM_AP(ap) ((struct sata_dwc_device_port *)(ap)->private_data) [all …]
|
/Linux-v6.1/arch/arm64/boot/dts/rockchip/ |
D | rk3568.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 12 compatible = "rockchip,rk3568-dwc-ahci", "snps,dwc-ahci"; 16 clock-names = "sata", "pmalive", "rxoob"; 19 phy-names = "sata-phy"; 20 ports-implemented = <0x1>; 21 power-domains = <&power RK3568_PD_PIPE>; 26 compatible = "rockchip,rk3568-pipe-phy-grf", "syscon"; 31 compatible = "rockchip,rk3568-qos", "syscon"; 36 compatible = "rockchip,rk3568-qos", "syscon"; 41 compatible = "rockchip,rk3568-qos", "syscon"; [all …]
|
D | rk356x.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/rk3568-cru.h> 7 #include <dt-bindings/interrupt-controller/arm-gic.h> 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/phy/phy.h> 10 #include <dt-bindings/pinctrl/rockchip.h> 11 #include <dt-bindings/power/rk3568-power.h> 12 #include <dt-bindings/soc/rockchip,boot-mode.h> 13 #include <dt-bindings/thermal/thermal.h> 16 interrupt-parent = <&gic>; [all …]
|
/Linux-v6.1/arch/arm64/boot/dts/amd/ |
D | amd-seattle-soc.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 10 interrupt-parent = <&gic0>; 11 #address-cells = <2>; 12 #size-cells = <2>; 14 gic0: interrupt-controller@e1101000 { 15 compatible = "arm,gic-400", "arm,cortex-a15-gic"; 16 interrupt-controller; 17 #interrupt-cells = <3>; 18 #address-cells = <2>; 19 #size-cells = <2>; [all …]
|
/Linux-v6.1/arch/arm/boot/dts/ |
D | exynos5250.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 17 #include <dt-bindings/clock/exynos5250.h> 19 #include "exynos4-cpu-thermal.dtsi" 20 #include <dt-bindings/clock/exynos-audss-clk.h> 50 #address-cells = <1>; 51 #size-cells = <0>; 53 cpu-map { 66 compatible = "arm,cortex-a15"; 69 clock-names = "cpu"; 70 operating-points-v2 = <&cpu0_opp_table>; [all …]
|
D | omap5-l4.dtsi | 2 compatible = "ti,omap5-l4-cfg", "simple-pm-bus"; 3 power-domains = <&prm_core>; 5 clock-names = "fck"; 9 reg-names = "ap", "la", "ia0"; 10 #address-cells = <1>; 11 #size-cells = <1>; 21 compatible = "simple-pm-bus"; 22 #address-cells = <1>; 23 #size-cells = <1>; 55 target-module@2000 { /* 0x4a002000, ap 3 44.0 */ [all …]
|
D | dra7-l4.dtsi | 2 compatible = "ti,dra7-l4-cfg", "simple-pm-bus"; 3 power-domains = <&prm_coreaon>; 5 clock-names = "fck"; 9 reg-names = "ap", "la", "ia0"; 10 #address-cells = <1>; 11 #size-cells = <1>; 17 compatible = "simple-pm-bus"; 18 #address-cells = <1>; 19 #size-cells = <1>; 50 target-module@2000 { /* 0x4a002000, ap 3 08.0 */ [all …]
|
/Linux-v6.1/arch/arm64/boot/dts/nvidia/ |
D | tegra186.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 2 #include <dt-bindings/clock/tegra186-clock.h> 3 #include <dt-bindings/gpio/tegra186-gpio.h> 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/mailbox/tegra186-hsp.h> 6 #include <dt-bindings/memory/tegra186-mc.h> 7 #include <dt-bindings/pinctrl/pinctrl-tegra-io-pad.h> 8 #include <dt-bindings/power/tegra186-powergate.h> 9 #include <dt-bindings/reset/tegra186-reset.h> 10 #include <dt-bindings/thermal/tegra186-bpmp-thermal.h> [all …]
|
/Linux-v6.1/ |
D | MAINTAINERS | 9 ------------------------- 30 ``diff -u`` to make the patch easy to merge. Be prepared to get your 40 See Documentation/process/coding-style.rst for guidance here. 46 See Documentation/process/submitting-patches.rst for details. 57 include a Signed-off-by: line. The current version of this 59 Documentation/process/submitting-patches.rst. 70 that the bug would present a short-term risk to other users if it 76 Documentation/admin-guide/security-bugs.rst for details. 81 --------------------------------------------------- 97 W: *Web-page* with status/info [all …]
|