Home
last modified time | relevance | path

Searched +full:dte +full:- +full:mode (Results 1 – 25 of 49) sorted by relevance

12

/Linux-v5.10/Documentation/devicetree/bindings/serial/
Dfsl-imx-uart.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/serial/fsl-imx-uart.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Fabio Estevam <fabio.estevam@nxp.com>
13 - $ref: "serial.yaml"
14 - $ref: "rs485.yaml"
19 - const: fsl,imx1-uart
20 - const: fsl,imx21-uart
21 - items:
[all …]
/Linux-v5.10/arch/arm/boot/dts/
Dimx6qdl-apalis.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
3 * Copyright 2014-2020 Toradex
8 #include <dt-bindings/gpio/gpio.h>
21 compatible = "pwm-backlight";
22 pinctrl-names = "default";
23 pinctrl-0 = <&pinctrl_gpio_bl_on>;
25 enable-gpios = <&gpio3 13 GPIO_ACTIVE_HIGH>;
29 reg_module_3v3: regulator-module-3v3 {
30 compatible = "regulator-fixed";
31 regulator-name = "+V3.3";
[all …]
Dimx6qdl-colibri.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
3 * Copyright 2014-2020 Toradex
8 #include <dt-bindings/gpio/gpio.h>
15 compatible = "pwm-backlight";
16 pinctrl-names = "default";
17 pinctrl-0 = <&pinctrl_gpio_bl_on>;
19 enable-gpios = <&gpio3 26 GPIO_ACTIVE_HIGH>; /* Colibri BL_ON */
23 reg_module_3v3: regulator-module-3v3 {
24 compatible = "regulator-fixed";
25 regulator-name = "+V3.3";
[all …]
Dimx6ull-colibri.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
15 compatible = "pwm-backlight";
16 pinctrl-names = "default";
17 pinctrl-0 = <&pinctrl_gpio_bl_on>;
18 enable-gpios = <&gpio1 11 GPIO_ACTIVE_HIGH>;
22 reg_module_3v3: regulator-module-3v3 {
23 compatible = "regulator-fixed";
24 regulator-always-on;
25 regulator-name = "+V3.3";
26 regulator-min-microvolt = <3300000>;
[all …]
Dimx6dl-eckelmann-ci4x10.dts1 // SPDX-License-Identifier: GPL-2.0
7 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
15 compatible = "eckelmann,imx6dl-ci4x10", "fsl,imx6dl";
18 stdout-path = &uart3;
26 rmii_clk: clock-rmii {
28 compatible = "fixed-clock";
29 #clock-cells = <0>;
30 clock-frequency = <50000000>;
33 reg_usb_h1_vbus: regulator-usb-h1-vbus {
[all …]
Dimx7-colibri.dtsi1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
3 * Copyright 2016-2020 Toradex
8 compatible = "pwm-backlight";
9 pinctrl-names = "default";
10 pinctrl-0 = <&pinctrl_gpio_bl_on>;
12 enable-gpios = <&gpio5 1 GPIO_ACTIVE_HIGH>;
15 reg_module_3v3: regulator-module-3v3 {
16 compatible = "regulator-fixed";
17 regulator-name = "+V3.3";
18 regulator-min-microvolt = <3300000>;
[all …]
Dimx6q-arm2.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
7 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
13 compatible = "fsl,imx6q-arm2", "fsl,imx6q";
21 compatible = "simple-bus";
22 #address-cells = <1>;
23 #size-cells = <0>;
26 compatible = "regulator-fixed";
28 regulator-name = "3P3V";
29 regulator-min-microvolt = <3300000>;
[all …]
Dimx53-cx9020.dts1 // SPDX-License-Identifier: GPL-2.0-or-later
4 * based on imx53-qsb.dts
7 /dts-v1/;
15 stdout-path = &uart2;
24 display-0 {
25 #address-cells =<1>;
26 #size-cells = <0>;
27 compatible = "fsl,imx-parallel-display";
28 interface-pix-fmt = "rgb24";
29 pinctrl-names = "default";
[all …]
Dtegra20-trimslice.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/input/input.h>
6 #include "tegra20-cpu-opp.dtsi"
19 stdout-path = "serial0:115200n8";
30 vdd-supply = <&hdmi_vdd_reg>;
31 pll-supply = <&hdmi_pll_reg>;
33 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
34 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7)
40 pinctrl-names = "default";
[all …]
Dtegra20-tamonten.dtsi1 // SPDX-License-Identifier: GPL-2.0
15 stdout-path = "serial0:115200n8";
24 vdd-supply = <&hdmi_vdd_reg>;
25 pll-supply = <&hdmi_pll_reg>;
27 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
28 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7)
34 pinctrl-names = "default";
35 pinctrl-0 = <&state_default>;
92 nvidia,pins = "dtb", "dtc", "dte";
205 "dtc", "dte", "dtf", "gpu", "sdio1",
[all …]
Dtegra20-ventana.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/input/input.h>
18 stdout-path = "serial0:115200n8";
37 vdd-supply = <&hdmi_vdd_reg>;
38 pll-supply = <&hdmi_pll_reg>;
40 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
41 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7)
47 pinctrl-names = "default";
48 pinctrl-0 = <&state_default>;
[all …]
Dimx7d-meerkat96.dts1 // SPDX-License-Identifier: GPL-2.0+ OR MIT
6 /dts-v1/;
12 compatible = "novtech,imx7d-meerkat96", "fsl,imx7d";
15 stdout-path = &uart6;
23 reg_wlreg_on: regulator-wlreg-on {
24 compatible = "regulator-fixed";
25 pinctrl-names = "default";
26 pinctrl-0 = <&pinctrl_wlreg_on>;
27 regulator-name = "wlreg_on";
28 regulator-min-microvolt = <3300000>;
[all …]
Dtegra20-colibri.dtsi1 // SPDX-License-Identifier: GPL-2.0
22 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
23 nvidia,hpd-gpio =
25 pll-supply = <&reg_1v8_avdd_hdmi_pll>;
26 vdd-supply = <&reg_3v3_avdd_hdmi>;
31 pinctrl-names = "default";
32 pinctrl-0 = <&state_default>;
35 /* Analogue Audio AC97 to WM9712 (On-module) */
36 audio-refclk {
51 * (All on-module), SODIMM Pin 45 Wakeup
[all …]
Dtegra20-paz00.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/input/input.h>
6 #include "tegra20-cpu-opp.dtsi"
7 #include "tegra20-cpu-opp-microvolt.dtsi"
21 stdout-path = "serial0:115200n8";
40 vdd-supply = <&hdmi_vdd_reg>;
41 pll-supply = <&hdmi_pll_reg>;
43 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
44 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7)
[all …]
Dtegra20-seaboard.dts1 // SPDX-License-Identifier: GPL-2.0
2 /dts-v1/;
4 #include <dt-bindings/input/input.h>
18 stdout-path = "serial0:115200n8";
37 vdd-supply = <&hdmi_vdd_reg>;
38 pll-supply = <&hdmi_pll_reg>;
39 hdmi-supply = <&vdd_hdmi>;
41 nvidia,ddc-i2c-bus = <&hdmi_ddc>;
42 nvidia,hpd-gpio = <&gpio TEGRA_GPIO(N, 7)
48 pinctrl-names = "default";
[all …]
/Linux-v5.10/drivers/i2c/busses/
Di2c-sh_mobile.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2014-19 Wolfram Sang <wsa@sang-engineering.com>
8 * Portions of the code based on out-of-tree driver i2c-sh7343.c
15 #include <linux/dma-mapping.h>
32 /* IRQ: DTE WAIT */
39 /* IRQ: DTE WAIT WAIT */
40 /* ICIC: -DTE */
46 /* IRQ: DTE WAIT WAIT WAIT */
47 /* ICIC: -DTE */
51 /* 3 bytes or more, +---------+ gets repeated */
[all …]
/Linux-v5.10/include/uapi/linux/
Datmsap.h1 /* SPDX-License-Identifier: GPL-2.0 WITH Linux-syscall-note */
2 /* atmsap.h - ATM Service Access Point addressing definitions */
4 /* Written 1995-1999 by Werner Almesberger, EPFL LRC/ICA */
24 #define ATM_L2_ISO1745 0x01 /* Basic mode ISO 1745 */
25 #define ATM_L2_Q291 0x02 /* ITU-T Q.291 (Rec. I.441) */
26 #define ATM_L2_X25_LL 0x06 /* ITU-T X.25, link layer */
27 #define ATM_L2_X25_ML 0x07 /* ITU-T X.25, multilink */
28 #define ATM_L2_LAPB 0x08 /* Extended LAPB, half-duplex (Rec. T.71) */
33 #define ATM_L2_X75 0x0d /* ITU-T X.75, SLP */
34 #define ATM_L2_Q922 0x0e /* ITU-T Q.922 */
[all …]
/Linux-v5.10/drivers/net/wan/
Dwanxl.c1 // SPDX-License-Identifier: GPL-2.0-only
9 * - Only DTE (external clock) support with NRZ and NRZI encodings
10 * - wanXL100 will require minor driver modifications, no access to hw
29 #include <linux/dma-mapping.h>
42 /* MAILBOX #1 - PUTS COMMANDS */
45 #define MBX1_CMD_BSWAP 0x8C000001 /* little-endian Byte Swap Mode */
47 #define MBX1_CMD_BSWAP 0x8C000000 /* big-endian Byte Swap Mode */
50 /* MAILBOX #2 - DRAM SIZE */
58 int node; /* physical port #0 - 3 */
81 struct port ports[]; /* 1 - 4 port structures follow */
[all …]
Dhdlc_fr.c1 // SPDX-License-Identifier: GPL-2.0-only
6 * Copyright (C) 1999 - 2006 Krzysztof Halasa <khc@pm.waw.pl>
11 DCE mode:
13 (exist,new) -> 0,0 when "PVC create" or if "link unreliable"
14 0,x -> 1,1 if "link reliable" when sending FULL STATUS
15 1,1 -> 1,0 if received FULL STATUS ACK
17 (active) -> 0 when "ifconfig PVC down" or "link unreliable" or "PVC create"
18 -> 1 when "PVC up" and (exist,new) = 1,0
20 DTE mode:
27 CCITT LMI: ITU-T Q.933 Annex A
[all …]
/Linux-v5.10/Documentation/networking/
Dgeneric-hdlc.rst1 .. SPDX-License-Identifier: GPL-2.0
14 - Normal (routed) and Ethernet-bridged (Ethernet device emulation)
16 - ARP support (no InARP support in the kernel - there is an
17 experimental InARP user-space daemon available on:
20 2. raw HDLC - either IP (IPv4) interface or Ethernet device emulation
25 Generic HDLC is a protocol driver only - it needs a low-level driver
28 Ethernet device emulation (using HDLC or Frame-Relay PVC) is compatible
40 gcc -O2 -Wall -o sethdlc sethdlc.c
44 Use sethdlc to set physical interface, clock rate, HDLC mode used,
59 In Frame Relay mode, ifconfig master hdlc device up (without assigning
[all …]
Dlapb-module.rst1 .. SPDX-License-Identifier: GPL-2.0
11 Changed (Henner Eisen, 2000-10-29): int return value for data_indication()
25 ----------
37 -----------------------------
59 ------------------------
74 unsigned int mode;
84 The mode variable is a bit field used for setting (at present) three values.
92 2 DTE/DCE operation (0=LAPB_DTE 1=LAPB_DCE)
93 3-31 Reserved, must be 0.
99 LAPB are different to indicate the mode of operation, the default is Single
[all …]
/Linux-v5.10/drivers/iommu/amd/
Diommu.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (C) 2007-2010 Advanced Micro Devices, Inc.
8 #define pr_fmt(fmt) "AMD-Vi: " fmt
16 #include <linux/pci-ats.h>
21 #include <linux/dma-map-ops.h>
22 #include <linux/dma-direct.h>
23 #include <linux/dma-iommu.h>
24 #include <linux/iommu-helper.h>
26 #include <linux/amd-iommu.h>
47 #define CMD_SET_TYPE(cmd, t) ((cmd)->data[1] |= ((t) << 28))
[all …]
Damd_iommu_types.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (C) 2007-2010 Advanced Micro Devices, Inc.
105 * The current driver only support 16-bit PASID.
106 * Currently, hardware only implement upto 16-bit PASID
255 /* Bit value definition for dte irq remapping fields*/
256 #define DTE_IRQ_PHYS_ADDR_MASK (((1ULL << 45)-1) << 6)
274 ((1ULL << PM_LEVEL_SHIFT((x))) - 1): \
285 (~((1ULL << (12 + ((lvl) * 9))) - 1)))
290 * Pagesize is expected to be a power-of-two
293 ((__ffs(pagesize) - 12) / 9)
[all …]
/Linux-v5.10/Documentation/devicetree/bindings/pinctrl/
Dnvidia,tegra20-pinmux.txt4 - compatible: "nvidia,tegra20-pinmux"
5 - reg: Should contain the register physical address and length for each of
6 the tri-state, mux, pull-up/down, and pad control register sets.
8 Please refer to pinctrl-bindings.txt in this directory for details of the
16 parameters, such as pull-up, tristate, drive strength, etc.
30 Required subnode-properties:
31 - nvidia,pins : An array of strings. Each string contains the name of a pin or
34 Optional subnode-properties:
35 - nvidia,function: A string containing the name of the function to mux to the
38 - nvidia,pull: Integer, representing the pull-down/up to apply to the pin.
[all …]
/Linux-v5.10/drivers/ata/
Dpata_rdc.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * pata_rdc - Driver for later RDC PATA controllers
6 * INCITS 370-2004 (1510D): ATA Host Adapter Standards
30 * rdc_pata_cable_detect - Probe host controller cable detect info
42 struct rdc_host_priv *hpriv = ap->host->private_data; in rdc_pata_cable_detect()
46 mask = 0x30 << (2 * ap->port_no); in rdc_pata_cable_detect()
47 if ((hpriv->saved_iocfg & mask) == 0) in rdc_pata_cable_detect()
53 * rdc_pata_prereset - prereset for PATA host controller
62 struct ata_port *ap = link->ap; in rdc_pata_prereset()
63 struct pci_dev *pdev = to_pci_dev(ap->host->dev); in rdc_pata_prereset()
[all …]

12