/Linux-v5.15/Documentation/devicetree/bindings/clock/ |
D | qcom,dispcc-sm8x50.yaml | 4 $id: http://devicetree.org/schemas/clock/qcom,dispcc-sm8x50.yaml# 17 dt-bindings/clock/qcom,dispcc-sm8150.h 18 dt-bindings/clock/qcom,dispcc-sm8250.h 23 - qcom,sc8180x-dispcc 24 - qcom,sm8150-dispcc 25 - qcom,sm8250-dispcc 74 compatible = "qcom,sm8250-dispcc";
|
D | qcom,sc7180-dispcc.yaml | 4 $id: http://devicetree.org/schemas/clock/qcom,sc7180-dispcc.yaml# 16 See also dt-bindings/clock/qcom,dispcc-sc7180.h. 20 const: qcom,sc7180-dispcc 68 compatible = "qcom,sc7180-dispcc";
|
D | qcom,sc7280-dispcc.yaml | 4 $id: http://devicetree.org/schemas/clock/qcom,sc7280-dispcc.yaml# 16 See also dt-bindings/clock/qcom,dispcc-sc7280.h. 20 const: qcom,sc7280-dispcc 72 compatible = "qcom,sc7280-dispcc";
|
D | qcom,sdm845-dispcc.yaml | 4 $id: http://devicetree.org/schemas/clock/qcom,sdm845-dispcc.yaml# 16 See also dt-bindings/clock/qcom,dispcc-sdm845.h. 20 const: qcom,sdm845-dispcc 77 compatible = "qcom,sdm845-dispcc";
|
/Linux-v5.15/Documentation/devicetree/bindings/display/msm/ |
D | dpu-sc7180.yaml | 34 - description: Display AHB clock from dispcc 159 #include <dt-bindings/clock/qcom,dispcc-sc7180.h> 171 power-domains = <&dispcc MDSS_GDSC>; 173 <&dispcc DISP_CC_MDSS_AHB_CLK>, 174 <&dispcc DISP_CC_MDSS_MDP_CLK>; 195 <&dispcc DISP_CC_MDSS_AHB_CLK>, 196 <&dispcc DISP_CC_MDSS_ROT_CLK>, 197 <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, 198 <&dispcc DISP_CC_MDSS_MDP_CLK>, 199 <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
|
D | dp-controller.yaml | 97 #include <dt-bindings/clock/qcom,dispcc-sc7180.h> 106 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, 107 <&dispcc DISP_CC_MDSS_DP_AUX_CLK>, 108 <&dispcc DISP_CC_MDSS_DP_LINK_CLK>, 109 <&dispcc DISP_CC_MDSS_DP_LINK_INTF_CLK>, 110 <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK>; 115 assigned-clocks = <&dispcc DISP_CC_MDSS_DP_LINK_CLK_SRC>, 116 <&dispcc DISP_CC_MDSS_DP_PIXEL_CLK_SRC>;
|
D | dsi-controller-main.yaml | 147 #include <dt-bindings/clock/qcom,dispcc-sdm845.h> 162 clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>, 163 <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, 164 <&dispcc DISP_CC_MDSS_PCLK0_CLK>, 165 <&dispcc DISP_CC_MDSS_ESC0_CLK>, 166 <&dispcc DISP_CC_MDSS_AHB_CLK>, 167 <&dispcc DISP_CC_MDSS_AXI_CLK>; 178 … assigned-clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK_SRC>, <&dispcc DISP_CC_MDSS_PCLK0_CLK_SRC>;
|
D | dpu-sdm845.yaml | 149 #include <dt-bindings/clock/qcom,dispcc-sdm845.h> 160 power-domains = <&dispcc MDSS_GDSC>; 164 <&dispcc DISP_CC_MDSS_MDP_CLK>; 181 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, 182 <&dispcc DISP_CC_MDSS_AXI_CLK>, 183 <&dispcc DISP_CC_MDSS_MDP_CLK>, 184 <&dispcc DISP_CC_MDSS_VSYNC_CLK>;
|
D | dsi-phy-14nm.yaml | 46 #include <dt-bindings/clock/qcom,dispcc-sdm845.h> 62 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
D | dsi-phy-20nm.yaml | 48 #include <dt-bindings/clock/qcom,dispcc-sdm845.h> 66 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
D | dsi-phy-28nm.yaml | 47 #include <dt-bindings/clock/qcom,dispcc-sdm845.h> 64 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
D | dsi-phy-10nm.yaml | 48 #include <dt-bindings/clock/qcom,dispcc-sdm845.h> 64 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
D | dsi-phy-7nm.yaml | 53 #include <dt-bindings/clock/qcom,dispcc-sm8250.h> 69 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>,
|
/Linux-v5.15/drivers/clk/qcom/ |
D | Makefile | 61 obj-$(CONFIG_SC_DISPCC_7180) += dispcc-sc7180.o 62 obj-$(CONFIG_SC_DISPCC_7280) += dispcc-sc7280.o 73 obj-$(CONFIG_SDM_DISPCC_845) += dispcc-sdm845.o 83 obj-$(CONFIG_SM_DISPCC_8250) += dispcc-sm8250.o
|
D | dispcc-sm8250.c | 12 #include <dt-bindings/clock/qcom,dispcc-sm8250.h> 1224 { .compatible = "qcom,sc8180x-dispcc" }, 1225 { .compatible = "qcom,sm8150-dispcc" }, 1226 { .compatible = "qcom,sm8250-dispcc" }, 1241 if (of_device_is_compatible(pdev->dev.of_node, "qcom,sc8180x-dispcc") || in disp_cc_sm8250_probe() 1242 of_device_is_compatible(pdev->dev.of_node, "qcom,sm8150-dispcc")) { in disp_cc_sm8250_probe() 1285 MODULE_DESCRIPTION("QTI DISPCC SM8250 Driver");
|
D | dispcc-sc7180.c | 11 #include <dt-bindings/clock/qcom,dispcc-sc7180.h> 691 { .compatible = "qcom,sc7180-dispcc" }, 719 .name = "sc7180-dispcc",
|
D | dispcc-sdm845.c | 12 #include <dt-bindings/clock/qcom,dispcc-sdm845.h> 842 { .compatible = "qcom,sdm845-dispcc" }, 888 MODULE_DESCRIPTION("QTI DISPCC SDM845 Driver");
|
D | dispcc-sc7280.c | 11 #include <dt-bindings/clock/qcom,dispcc-sc7280.h> 863 { .compatible = "qcom,sc7280-dispcc" },
|
/Linux-v5.15/arch/arm64/boot/dts/qcom/ |
D | sm8250-sony-xperia-edo.dtsi | 37 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, 40 <&dispcc DISP_CC_MDSS_VSYNC_CLK>, 41 <&dispcc DISP_CC_MDSS_MDP_CLK>, 42 <&dispcc DISP_CC_MDSS_BYTE0_CLK>, 43 <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, 44 <&dispcc DISP_CC_MDSS_PCLK0_CLK>, 45 <&dispcc DISP_CC_MDSS_ESC0_CLK>; 46 power-domains = <&dispcc MDSS_GDSC>;
|
D | sc7180.dtsi | 8 #include <dt-bindings/clock/qcom,dispcc-sc7180.h> 2895 power-domains = <&dispcc MDSS_GDSC>; 2898 <&dispcc DISP_CC_MDSS_AHB_CLK>, 2899 <&dispcc DISP_CC_MDSS_MDP_CLK>; 2902 assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>; 2927 <&dispcc DISP_CC_MDSS_AHB_CLK>, 2928 <&dispcc DISP_CC_MDSS_ROT_CLK>, 2929 <&dispcc DISP_CC_MDSS_MDP_LUT_CLK>, 2930 <&dispcc DISP_CC_MDSS_MDP_CLK>, 2931 <&dispcc DISP_CC_MDSS_VSYNC_CLK>; [all …]
|
D | sm8250.dtsi | 7 #include <dt-bindings/clock/qcom,dispcc-sm8250.h> 2590 power-domains = <&dispcc MDSS_GDSC>; 2592 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, 2595 <&dispcc DISP_CC_MDSS_MDP_CLK>; 2598 assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>; 2619 clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, 2621 <&dispcc DISP_CC_MDSS_MDP_CLK>, 2622 <&dispcc DISP_CC_MDSS_VSYNC_CLK>; 2625 assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>, 2626 <&dispcc DISP_CC_MDSS_VSYNC_CLK>; [all …]
|
D | sdm845.dtsi | 9 #include <dt-bindings/clock/qcom,dispcc-sdm845.h> 4148 power-domains = <&dispcc MDSS_GDSC>; 4151 <&dispcc DISP_CC_MDSS_MDP_CLK>; 4154 assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>; 4181 <&dispcc DISP_CC_MDSS_AHB_CLK>, 4182 <&dispcc DISP_CC_MDSS_AXI_CLK>, 4183 <&dispcc DISP_CC_MDSS_MDP_CLK>, 4184 <&dispcc DISP_CC_MDSS_VSYNC_CLK>; 4187 assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>, 4188 <&dispcc DISP_CC_MDSS_VSYNC_CLK>; [all …]
|
D | sm8150-sony-xperia-kumano.dtsi | 42 * to unused clk cleanup & no panel driver yet (& no dispcc either)..
|
D | sc7280.dtsi | 1409 dispcc: clock-controller@af00000 { label 1410 compatible = "qcom,sc7280-dispcc";
|
/Linux-v5.15/drivers/phy/qualcomm/ |
D | phy-qcom-qmp.c | 5188 * Input to DISPCC block | 5209 * Input to DISPCC block
|