Home
last modified time | relevance | path

Searched full:ddr_ctrl (Results 1 – 6 of 6) sorted by relevance

/Linux-v5.15/Documentation/devicetree/bindings/interrupt-controller/
Dqca,ath79-cpu-intc.txt35 qca,ddr-wb-channels = <&ddr_ctrl 3>, <&ddr_ctrl 2>,
36 <&ddr_ctrl 0>, <&ddr_ctrl 1>;
41 ddr_ctrl: memory-controller@18000000 {
/Linux-v5.15/Documentation/devicetree/bindings/memory-controllers/
Dqca,ath79-ddr-controller.yaml48 ddr_ctrl: memory-controller@18000000 {
59 qca,ddr-wb-channels = <&ddr_ctrl 3>, <&ddr_ctrl 2>,
60 <&ddr_ctrl 0>, <&ddr_ctrl 1>;
/Linux-v5.15/arch/mips/boot/dts/qca/
Dar9132.dtsi29 qca,ddr-wb-channels = <&ddr_ctrl 3>, <&ddr_ctrl 2>,
30 <&ddr_ctrl 0>, <&ddr_ctrl 1>;
51 ddr_ctrl: memory-controller@18000000 { label
Dar9331.dtsi29 qca,ddr-wb-channels = <&ddr_ctrl 3>, <&ddr_ctrl 2>;
55 ddr_ctrl: memory-controller@18000000 { label
/Linux-v5.15/drivers/soc/bcm/brcmstb/pm/
Dpm-arm.c77 void __iomem *ddr_ctrl; member
234 tmp = readl_relaxed(ctrl.memcs[i].ddr_ctrl + in ddr_ctrl_set()
240 writel_relaxed(tmp, ctrl.memcs[i].ddr_ctrl + in ddr_ctrl_set()
771 ctrl.memcs[i].ddr_ctrl = base; in brcmstb_pm_probe()
/Linux-v5.15/arch/mips/include/asm/mach-ath79/
Dar71xx_regs.h201 * DDR_CTRL block