counts (full) in projects: Linux-v5.15 - OpenGrok search results

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched full:counts (Results 1 – 25 of 1201) sorted by relevance

12 3 4 5 6 7 8 9 10 >>...49

/Linux-v5.15/tools/perf/pmu-events/arch/arm64/fujitsu/a64fx/
D	other.json	3 "PublicDescription": "This event counts the occurrence count of the micro-operation split.", 6 "BriefDescription": "This event counts the occurrence count of the micro-operation split." 9 …"PublicDescription": "This event counts every cycle that no operation was committed because the ol… 12 …"BriefDescription": "This event counts every cycle that no operation was committed because the old… 15 …"PublicDescription": "This event counts every cycle that no instruction was committed because the … 18 …"BriefDescription": "This event counts every cycle that no instruction was committed because the o… 21 …"PublicDescription": "This event counts every cycle that no instruction was committed because the … 24 …"BriefDescription": "This event counts every cycle that no instruction was committed because the o… 27 …"PublicDescription": "This event counts every cycle that no instruction was committed because the … 30 …"BriefDescription": "This event counts every cycle that no instruction was committed because the o… [all …]
D	pipeline.json	9 "PublicDescription": "This event counts valid cycles of EAGA pipeline.", 12 "BriefDescription": "This event counts valid cycles of EAGA pipeline." 15 "PublicDescription": "This event counts valid cycles of EAGB pipeline.", 18 "BriefDescription": "This event counts valid cycles of EAGB pipeline." 21 "PublicDescription": "This event counts valid cycles of EXA pipeline.", 24 "BriefDescription": "This event counts valid cycles of EXA pipeline." 27 "PublicDescription": "This event counts valid cycles of EXB pipeline.", 30 "BriefDescription": "This event counts valid cycles of EXB pipeline." 33 "PublicDescription": "This event counts valid cycles of FLA pipeline.", 36 "BriefDescription": "This event counts valid cycles of FLA pipeline." [all …]
D	cache.json	45 …"PublicDescription": "This event counts L1D_CACHE_REFILL caused by software or hardware prefetch.", 48 … "BriefDescription": "This event counts L1D_CACHE_REFILL caused by software or hardware prefetch." 51 …"PublicDescription": "This event counts L2D_CACHE_REFILL caused by software or hardware prefetch.", 54 … "BriefDescription": "This event counts L2D_CACHE_REFILL caused by software or hardware prefetch." 57 "PublicDescription": "This event counts L1D_CACHE_REFILL caused by demand access.", 60 "BriefDescription": "This event counts L1D_CACHE_REFILL caused by demand access." 63 "PublicDescription": "This event counts L1D_CACHE_REFILL caused by hardware prefetch.", 66 "BriefDescription": "This event counts L1D_CACHE_REFILL caused by hardware prefetch." 69 "PublicDescription": "This event counts outstanding L1D cache miss requests per cycle.", 72 "BriefDescription": "This event counts outstanding L1D cache miss requests per cycle." [all …]
D	bus.json	3 … "PublicDescription": "This event counts read transactions from tofu controller to measured CMG.", 6 "BriefDescription": "This event counts read transactions from tofu controller to measured CMG." 9 "PublicDescription": "This event counts read transactions from PCI controller to measured CMG.", 12 "BriefDescription": "This event counts read transactions from PCI controller to measured CMG." 15 …"PublicDescription": "This event counts read transactions from measured CMG local memory to measur… 18 …"BriefDescription": "This event counts read transactions from measured CMG local memory to measure… 21 …"PublicDescription": "This event counts write transactions from measured CMG to CMG0, if measured … 24 …"BriefDescription": "This event counts write transactions from measured CMG to CMG0, if measured C… 27 …"PublicDescription": "This event counts write transactions from measured CMG to CMG1, if measured … 30 …"BriefDescription": "This event counts write transactions from measured CMG to CMG1, if measured C… [all …]
D	instruction.json	66 …"PublicDescription": "This event counts architecturally executed zero blocking operations due to t… 69 …"BriefDescription": "This event counts architecturally executed zero blocking operations due to th… 72 … "PublicDescription": "This event counts architecturally executed floating-point move operations.", 75 "BriefDescription": "This event counts architecturally executed floating-point move operations." 78 …"PublicDescription": "This event counts architecturally executed operations that using predicate r… 81 …"BriefDescription": "This event counts architecturally executed operations that using predicate re… 84 …"PublicDescription": "This event counts architecturally executed inter-element manipulation operat… 87 …"BriefDescription": "This event counts architecturally executed inter-element manipulation operati… 90 …"PublicDescription": "This event counts architecturally executed inter-register manipulation opera… 93 …"BriefDescription": "This event counts architecturally executed inter-register manipulation operat… [all …]
/Linux-v5.15/tools/perf/pmu-events/arch/x86/skylake/
D	cache.json	3 "BriefDescription": "Counts all demand data writes (RFOs)", 11 "PublicDescription": "Counts all demand data writes (RFOs)", 16 "BriefDescription": "Counts any other requests", 24 "PublicDescription": "Counts any other requests", 29 "BriefDescription": "Counts all demand data writes (RFOs)", 37 "PublicDescription": "Counts all demand data writes (RFOs)", 42 "BriefDescription": "Counts demand data reads", 50 "PublicDescription": "Counts demand data reads", 60 …"PublicDescription": "Counts the demand RFO (read for ownership) requests including regular RFOs, … 65 "BriefDescription": "Counts all demand code readshave any response type.", [all …]
D	memory.json	3 "BriefDescription": "Counts all demand code reads", 11 "PublicDescription": "Counts all demand code reads", 16 "BriefDescription": "Counts demand data reads", 24 "PublicDescription": "Counts demand data reads", 29 "BriefDescription": "Counts all demand data writes (RFOs)", 37 "PublicDescription": "Counts all demand data writes (RFOs)", 42 "BriefDescription": "Counts any other requests", 50 "PublicDescription": "Counts any other requests", 55 "BriefDescription": "Counts all demand code reads", 63 "PublicDescription": "Counts all demand code reads", [all …]
/Linux-v5.15/tools/perf/util/
D	counts.c	6 #include "counts.h" 11 struct perf_counts counts = zalloc(sizeof(counts)); in perf_counts__new() local 13 if (counts) { in perf_counts__new() 18 free(counts); in perf_counts__new() 22 counts->values = values; in perf_counts__new() 26 xyarray__delete(counts->values); in perf_counts__new() 27 free(counts); in perf_counts__new() 31 counts->loaded = values; in perf_counts__new() 34 return counts; in perf_counts__new() 37 void perf_counts__delete(struct perf_counts *counts) in perf_counts__delete() argument [all …]
/Linux-v5.15/tools/perf/pmu-events/arch/x86/broadwell/
D	memory.json	3 …"PublicDescription": "This event counts speculative cache-line split load uops dispatched to the L… 13 …"PublicDescription": "This event counts speculative cache line split store-address (STA) uops disp… 98 …"BriefDescription": "Counts the number of times a class of instructions that may cause a transacti… 108 …"BriefDescription": "Counts the number of times a class of instructions (e.g., vzeroupper) that ma… 118 …"BriefDescription": "Counts the number of times an instruction execution caused the transactional … 128 …"BriefDescription": "Counts the number of times a XBEGIN instruction was executed inside an HLE tr… 137 …"BriefDescription": "Counts the number of times an HLE XACQUIRE instruction was executed inside an… 141 …"PublicDescription": "This event counts the number of memory ordering Machine Clears detected. Mem… 147 "BriefDescription": "Counts the number of machine clears due to memory order conflicts.", 314 "PublicDescription": "Counts randomly selected loads with latency value being above four.", [all …]
D	cache.json	3 …"PublicDescription": "This event counts the number of demand Data Read requests that miss L2 cache… 40 …"PublicDescription": "This event counts the number of requests from the L2 hardware prefetchers th… 59 …"PublicDescription": "Counts the number of demand Data Read requests, initiated by load instructio… 87 …"PublicDescription": "This event counts the number of requests from the L2 hardware prefetchers th… 97 …"PublicDescription": "This event counts the number of demand Data Read requests (including request… 107 …"PublicDescription": "This event counts the total number of RFO (read for ownership) requests to L… 117 "PublicDescription": "This event counts the total number of L2 code requests.", 136 …"PublicDescription": "This event counts the total number of requests from the L2 hardware prefetch… 155 "PublicDescription": "This event counts the number of WB requests that hit L2 cache.", 165 …"PublicDescription": "This event counts core-originated cacheable demand requests that miss the la… [all …]
/Linux-v5.15/tools/perf/pmu-events/arch/x86/knightslanding/
D	pipeline.json	9 "BriefDescription": "Counts the number of branch instructions retired" 18 …"BriefDescription": "Counts the number of branch instructions retired that were conditional jumps." 27 …"BriefDescription": "Counts the number of branch instructions retired that were conditional jumps … 36 "BriefDescription": "Counts the number of near CALL branch instructions retired." 45 "BriefDescription": "Counts the number of near relative CALL branch instructions retired." 54 "BriefDescription": "Counts the number of near indirect CALL branch instructions retired." 63 "BriefDescription": "Counts the number of near RET branch instructions retired." 72 …"BriefDescription": "Counts the number of branch instructions retired that were near indirect CALL… 81 "BriefDescription": "Counts the number of far branch instructions retired." 90 "BriefDescription": "Counts the number of mispredicted branch instructions retired" [all …]
D	memory.json	8 … "BriefDescription": "Counts the number of times the machine clears due to memory ordering hazards" 18 …"BriefDescription": "Counts any Prefetch requests that accounts for data responses from MCDRAM Far… 29 …"BriefDescription": "Counts any Prefetch requests that accounts for data responses from MCDRAM Loc… 40 …"BriefDescription": "Counts any Prefetch requests that accounts for data responses from DRAM Far.", 51 …"BriefDescription": "Counts any Prefetch requests that accounts for data responses from DRAM Local… 62 …"BriefDescription": "Counts any Read request that accounts for data responses from MCDRAM Far or … 73 …"BriefDescription": "Counts any Read request that accounts for data responses from MCDRAM Local.", 84 … "BriefDescription": "Counts any Read request that accounts for data responses from DRAM Far.", 95 … "BriefDescription": "Counts any Read request that accounts for data responses from DRAM Local.", 106 …"BriefDescription": "Counts Demand code reads and prefetch code read requests that accounts for d… [all …]
D	cache.json	8 …"BriefDescription": "Counts the number of MEC requests from the L2Q that reference a cache line (c… 16 …"BriefDescription": "Counts the number of MEC requests that were not accepted into the L2Q because… 24 "BriefDescription": "Counts the total number of L2 cache references." 32 "BriefDescription": "Counts the number of L2 cache misses" 35 …"PublicDescription": "This event counts the number of core cycles the fetch stalls because of an i… 41 …"BriefDescription": "Counts the number of core cycles the fetch stalls because of an icache miss. … 44 …"PublicDescription": "This event counts the number of load micro-ops retired that miss in L1 Data … 50 "BriefDescription": "Counts the number of load micro-ops retired that miss in L1 D cache" 59 "BriefDescription": "Counts the number of load micro-ops retired that hit in the L2", 69 "BriefDescription": "Counts the number of load micro-ops retired that miss in the L2", [all …]
/Linux-v5.15/drivers/net/ethernet/freescale/dpaa2/
D	dpmac.h	129 * @DPMAC_CNT_ING_FRAME_64: counts 64-bytes frames, good or bad. 130 * @DPMAC_CNT_ING_FRAME_127: counts 65- to 127-bytes frames, good or bad. 131 * @DPMAC_CNT_ING_FRAME_255: counts 128- to 255-bytes frames, good or bad. 132 * @DPMAC_CNT_ING_FRAME_511: counts 256- to 511-bytes frames, good or bad. 133 * @DPMAC_CNT_ING_FRAME_1023: counts 512- to 1023-bytes frames, good or bad. 134 * @DPMAC_CNT_ING_FRAME_1518: counts 1024- to 1518-bytes frames, good or bad. 135 * @DPMAC_CNT_ING_FRAME_1519_MAX: counts 1519-bytes frames and larger 138 * @DPMAC_CNT_ING_FRAG: counts frames which are shorter than 64 bytes received 140 * @DPMAC_CNT_ING_JABBER: counts frames longer than the maximum frame length 142 * @DPMAC_CNT_ING_FRAME_DISCARD: counts dropped frames due to internal errors. [all …]
/Linux-v5.15/tools/perf/pmu-events/arch/x86/goldmont/
D	cache.json	4 …"PublicDescription": "Counts memory requests originating from the core that miss in the L2 cache.", 14 …"PublicDescription": "Counts memory requests originating from the core that reference a cache line… 24 …"PublicDescription": "Counts the number of demand and prefetch transactions that the L2 XQ rejects… 34 …Counts the number of demand and L1 prefetcher requests rejected by the L2Q due to a full or nearly… 44 …"PublicDescription": "Counts when a modified (dirty) cache line is evicted from the data L1 cache … 54 …"PublicDescription": "Counts cycles that fetch is stalled due to an outstanding ICache miss. That … 74 …"PublicDescription": "Counts locked memory uops retired. This includes regular locks and bus lock… 86 …"PublicDescription": "Counts load uops retired where the data requested spans a 64 byte cache line… 98 …"PublicDescription": "Counts store uops retired where the data requested spans a 64 byte cache lin… 110 …"PublicDescription": "Counts memory uops retired where the data requested spans a 64 byte cache li… [all …]
D	pipeline.json	3 …Description": "Counts the number of instructions that retire execution. For instructions that cons… 11 …"PublicDescription": "Counts the number of core cycles while the core is not in a halt state. The… 19 …Counts the number of reference cycles that the core is not in a halt state. The core enters the ha… 29 …"PublicDescription": "Counts a load blocked from using a store forward, but did not occur because … 40 …"PublicDescription": "Counts a load blocked from using a store forward because of an address/size … 51 …"PublicDescription": "Counts loads that block because their address modulo 4K matches a pending st… 62 …"PublicDescription": "Counts loads blocked because they are unable to find their physical address … 73 "PublicDescription": "Counts anytime a load that retires is blocked for any reason.", 83 …"PublicDescription": "Counts uops issued by the front end and allocated into the back end of the m… 113 …counts only when back-end is requesting more uops and front-end is not able to provide them. When … [all …]
/Linux-v5.15/tools/perf/pmu-events/arch/x86/silvermont/
D	pipeline.json	4 …"PublicDescription": "ALL_BRANCHES counts the number of any branch instructions retired. Branch p… 10 "BriefDescription": "Counts the number of branch instructions retired..." 14 …"PublicDescription": "JCC counts the number of conditional branch (JCC) instructions retired. Bran… 20 "BriefDescription": "Counts the number of JCC branch instructions retired" 24 …"PublicDescription": "TAKEN_JCC counts the number of taken conditional branch (JCC) instructions r… 30 "BriefDescription": "Counts the number of taken JCC branch instructions retired" 34 …"PublicDescription": "CALL counts the number of near CALL branch instructions retired. Branch pre… 40 "BriefDescription": "Counts the number of near CALL branch instructions retired" 44 …"PublicDescription": "REL_CALL counts the number of near relative CALL branch instructions retired… 50 "BriefDescription": "Counts the number of near relative CALL branch instructions retired" [all …]
D	cache.json	3 …"PublicDescription": "This event counts the number of demand and prefetch transactions that the L2… 9 … "BriefDescription": "Counts the number of request from the L2 that were not accepted into the XQ" 12 …Counts the number of (demand and L1 prefetchers) core requests rejected by the L2Q due to a full o… 18 …"BriefDescription": "Counts the number of request that were not accepted into the L2Q because the … 21 …"PublicDescription": "This event counts requests originating from the core that references a cache… 30 …"PublicDescription": "This event counts the total number of L2 cache references and the number of … 39 …"PublicDescription": "Counts cycles that fetch is stalled due to an outstanding ICache miss. That … 49 …"PublicDescription": "This event counts the number of retired loads that were prohibited from rece… 58 …"PublicDescription": "This event counts the cases where a forward was technically possible, but di… 67 …"PublicDescription": "This event counts the number of retire stores that experienced cache line bo… [all …]
/Linux-v5.15/tools/perf/pmu-events/arch/x86/elkhartlake/
D	cache.json	3 …"BriefDescription": "Counts the number of first level data cacheline (dirty) evictions caused by m… 10 …"PublicDescription": "Counts the number of first level data cacheline (dirty) evictions caused by … 15 …"BriefDescription": "Counts the number of cacheable memory requests that miss in the LLC. Counts o… 22 …Counts the number of cacheable memory requests that miss in the Last Level Cache (LLC). If the pla… 27 …"BriefDescription": "Counts the number of cacheable memory requests that access the LLC. Counts on… 34 …Counts the number of cacheable memory requests that access the Last Level Cache (LLC). Requests in… 39 …"BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache o… 46 …"PublicDescription": "Counts the number of cycles a core is stalled due to an instruction cache or… 51 …"BriefDescription": "Counts the number of cycles the core is stalled due to an instruction cache o… 58 …"PublicDescription": "Counts the number of cycles a core is stalled due to an instruction cache or… [all …]
D	pipeline.json	3 …"BriefDescription": "Counts the total number of branch instructions retired for all branch types.", 10 …"PublicDescription": "Counts the total number of instructions in which the instruction pointer (IP… 14 "BriefDescription": "Counts the number of near CALL branch instructions retired.", 25 …"BriefDescription": "Counts the number of far branch instructions retired, includes far jump, far … 36 "BriefDescription": "Counts the number of near indirect CALL branch instructions retired.", 47 …"BriefDescription": "Counts the number of retired JCC (Jump on Conditional Code) branch instructio… 58 …"BriefDescription": "Counts the number of near indirect JMP and near indirect CALL branch instruct… 69 "BriefDescription": "Counts the number of near relative CALL branch instructions retired.", 80 "BriefDescription": "Counts the number of near RET branch instructions retired.", 91 …"BriefDescription": "Counts the number of taken JCC (Jump on Conditional Code) branch instructions… [all …]
D	virtual-memory.json	3 …"BriefDescription": "Counts the number of page walks due to loads that miss the PDE (Page Director… 14 …"BriefDescription": "Counts the number of first level TLB misses but second level hits due to load… 25 …"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to any page… 31 …"PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetc… 36 …"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 2M or … 43 …"PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetc… 48 …"BriefDescription": "Counts the number of page walks completed due to load DTLB misses to a 4K pag… 55 …"PublicDescription": "Counts the number of page walks completed due to loads (including SW prefetc… 60 …"BriefDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) fo… 67 …"PublicDescription": "Counts the number of page walks outstanding in the page miss handler (PMH) f… [all …]
D	other.json	3 "BriefDescription": "Counts the total number of BTCLEARS.", 10 …"PublicDescription": "Counts the total number of BTCLEARS which occurs when the Branch Target Buff… 25 …"BriefDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted loc… 31 …"PublicDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lo… 58 …"BriefDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted loc… 64 …"PublicDescription": "Counts the number of unhalted cycles a core is blocked due to an accepted lo… 69 …"BriefDescription": "Counts the number of bus locks a core issued its self (e.g. lock to UC or Spl… 76 …scription": "Counts the number of bus locks a core issued its self (e.g. lock to UC or Split Lock)… 113 …"BriefDescription": "Counts the number of core cycles during which interrupts are masked (disabled… 120 …"PublicDescription": "Counts the number of core cycles during which interrupts are masked (disable… [all …]
/Linux-v5.15/tools/perf/pmu-events/arch/x86/goldmontplus/
D	cache.json	4 …"PublicDescription": "Counts memory requests originating from the core that miss in the L2 cache.", 16 …"PublicDescription": "Counts memory requests originating from the core that reference a cache line… 28 …"PublicDescription": "Counts the number of demand and prefetch transactions that the L2 XQ rejects… 40 …Counts the number of demand and L1 prefetcher requests rejected by the L2Q due to a full or nearly… 52 …"PublicDescription": "Counts when a modified (dirty) cache line is evicted from the data L1 cache … 64 …"PublicDescription": "Counts cycles that fetch is stalled due to an outstanding ICache miss. That … 88 …"PublicDescription": "Counts locked memory uops retired. This includes regular locks and bus lock… 101 …"PublicDescription": "Counts load uops retired where the data requested spans a 64 byte cache line… 114 …"PublicDescription": "Counts store uops retired where the data requested spans a 64 byte cache lin… 127 …"PublicDescription": "Counts memory uops retired where the data requested spans a 64 byte cache li… [all …]
/Linux-v5.15/tools/perf/pmu-events/arch/arm64/arm/cortex-a76-n1/
D	cache.json	3 "PublicDescription": "This event counts any instruction fetch which misses in the cache.", 7 …"PublicDescription": "This event counts any refill of the instruction L1 TLB from the L2 TLB. This… 11 …"PublicDescription": "This event counts any load or store operation or page table walk access whic… 15 …"PublicDescription": "This event counts any load or store operation or page table walk access whic… 19 …"PublicDescription": "This event counts any refill of the data L1 TLB from the L2 TLB. This includ… 23 … 1 instruction cache access or Level 0 Macro-op cache access. This event counts any instruction fe… 27 …"PublicDescription": "This event counts any write-back of data from the L1 data cache to L2 or L3.… 31 …"PublicDescription": "This event counts any transaction from L1 which looks up in the L2 cache, an… 35 …"PublicDescription": "L2 data cache refill. This event counts any cacheable transaction from L1 wh… 39 …"PublicDescription": "This event counts any write-back of data from the L2 cache to outside the co… [all …]
/Linux-v5.15/tools/perf/pmu-events/arch/x86/tremontx/
D	pipeline.json	5 …ublicDescription": "Counts the number of instructions that retire. For instructions that consist o… 11 "BriefDescription": "Counts the number of instructions retired. (Fixed event)" 15 …"PublicDescription": "Counts the number of core cycles while the core is not in a halt state. The… 22 "BriefDescription": "Counts the number of unhalted core clock cycles. (Fixed event)" 26 …"PublicDescription": "Counts the number of reference cycles that the core is not in a halt state. … 33 …"BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency. (Fixed… 37 …"PublicDescription": "Counts the number of core cycles while the core is not in a halt state. The… 44 "BriefDescription": "Counts the number of unhalted core clock cycles." 48 …"PublicDescription": "Counts reference cycles (at TSC frequency) when core is not halted. This ev… 56 "BriefDescription": "Counts the number of unhalted reference clock cycles at TSC frequency." [all …]

12 3 4 5 6 7 8 9 10 >>...49