Home
last modified time | relevance | path

Searched full:coreclock (Results 1 – 19 of 19) sorted by relevance

/Linux-v5.15/Documentation/devicetree/bindings/media/
Dcdns,csi2rx.txt48 <&coreclock>, <&coreclock>,
49 <&coreclock>, <&coreclock>;
Dcdns,csi2tx.txt47 <&coreclock>, <&coreclock>,
48 <&coreclock>, <&coreclock>;
/Linux-v5.15/drivers/video/fbdev/kyro/
DSTG4000InitDevice.c118 u32 coreClock, in ProgramClock() argument
130 coreClock *= 100; /* in Hz */ in ProgramClock()
136 ulMinClock = coreClock - (coreClock >> 8); in ProgramClock()
137 ulMaxClock = coreClock + (coreClock >> 8); in ProgramClock()
140 ulScaleClockReq = coreClock >> STG4K3_PLL_SCALER; in ProgramClock()
179 ((coreClock > STG4K3_PLL_MAXR_VCO) in ProgramClock()
DSTG4000Interface.h37 extern u32 ProgramClock(u32 refClock, u32 coreClock, u32 *FOut, u32 *ROut, u32 *POut);
/Linux-v5.15/drivers/net/ethernet/microchip/sparx5/
Dsparx5_main.c389 enum sparx5_core_clockfreq freq = sparx5->coreclock; in sparx5_init_coreclock()
398 if (sparx5->coreclock == SPX5_CORE_CLOCK_DEFAULT) in sparx5_init_coreclock()
400 else if (sparx5->coreclock != SPX5_CORE_CLOCK_250MHZ) in sparx5_init_coreclock()
406 if (sparx5->coreclock == SPX5_CORE_CLOCK_DEFAULT) in sparx5_init_coreclock()
408 else if (sparx5->coreclock != SPX5_CORE_CLOCK_500MHZ) in sparx5_init_coreclock()
413 if (sparx5->coreclock == SPX5_CORE_CLOCK_DEFAULT) in sparx5_init_coreclock()
415 else if (sparx5->coreclock != SPX5_CORE_CLOCK_625MHZ) in sparx5_init_coreclock()
419 if (sparx5->coreclock == SPX5_CORE_CLOCK_DEFAULT) in sparx5_init_coreclock()
425 if (sparx5->coreclock == SPX5_CORE_CLOCK_DEFAULT) in sparx5_init_coreclock()
427 else if (sparx5->coreclock == SPX5_CORE_CLOCK_250MHZ) in sparx5_init_coreclock()
[all …]
Dsparx5_calendar.c170 max_core_bw = sparx5_clk_to_bandwidth(sparx5->coreclock); in sparx5_config_auto_calendar()
289 clk_period_ps = sparx5_clk_period(sparx5->coreclock); in sparx5_dsm_calendar_calc()
Dsparx5_main.h190 enum sparx5_core_clockfreq coreclock; member
Dsparx5_port.c459 u32 sys_clk = sparx5_clk_period(sparx5->coreclock); in sparx5_port_fifo_sz()
/Linux-v5.15/Documentation/devicetree/bindings/i3c/
Dcdns,i3c-master.txt31 clocks = <&coreclock>, <&i3csysclock>;
Di3c.yaml151 clocks = <&coreclock>, <&i3csysclock>;
/Linux-v5.15/drivers/phy/microchip/
Dsparx5_serdes.h34 unsigned long coreclock; member
Dsparx5_serdes.c1931 u32 freq = priv->coreclock == 250000000 ? 2 : in sparx5_serdes_clock_config()
1932 priv->coreclock == 500000000 ? 1 : 0; in sparx5_serdes_clock_config()
2459 /* Get coreclock */ in sparx5_serdes_probe()
2462 dev_err(priv->dev, "Failed to get coreclock\n"); in sparx5_serdes_probe()
2467 dev_err(priv->dev, "Invalid coreclock %lu\n", clock); in sparx5_serdes_probe()
2470 priv->coreclock = clock; in sparx5_serdes_probe()
/Linux-v5.15/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
Dhardwaremanager.c400 pclock_info->min_eng_clk = performance_level.coreClock; in phm_get_clock_info()
410 pclock_info->max_eng_clk = performance_level.coreClock; in phm_get_clock_info()
Dsmu10_hwmgr.c1109 level->coreClock = data->gfx_min_freq_limit; in smu10_get_performance_level()
1113 level->coreClock = data->gfx_max_freq_limit; in smu10_get_performance_level()
Dsmu8_hwmgr.c1600 level->coreClock = ps->levels[level_index].engineClock; in smu8_get_performance_level()
1605 level->coreClock = ps->levels[i].engineClock; in smu8_get_performance_level()
Dvega10_hwmgr.c5460 level->coreClock = ps->performance_levels[i].gfx_clock; in vega10_get_performance_level()
Dsmu7_hwmgr.c5667 level->coreClock = ps->performance_levels[i].engine_clock; in smu7_get_performance_level()
/Linux-v5.15/arch/mips/kernel/
Didle.c92 * since coreclock (and the cp0 counter) stops upon executing it. Only an
/Linux-v5.15/drivers/gpu/drm/amd/pm/inc/
Dhardwaremanager.h272 uint32_t coreClock; member