Searched full:core0 (Results 1 – 25 of 128) sorted by relevance
123456
| /Linux-v6.1/drivers/remoteproc/ |
| D | ti_k3_r5_remoteproc.c | 425 * The Single-CPU mode on applicable SoCs (eg: AM64x) only uses Core0 to
428 * private to each core. Only Core0 needs to be unhalted for running the
495 * both cores, but with only Core0 unhalted. This function re-uses the same
524 * mode requires the boot vector to be configured only for Core0, and then
526 * first followed by Core0. The Split-mode requires that Core0 to be maintained
528 * always only after Core0 is started).
530 * The Single-CPU mode on applicable SoCs (eg: AM64x) only uses Core0 to execute
531 * code, so only Core0 needs to be unhalted. The function uses the same logic
590 * performed first on Core0 followed by Core1. The Split-mode requires that
591 * Core0 to be maintained always in a higher power state that Core1 (implying
[all …]
|
| /Linux-v6.1/arch/powerpc/boot/dts/fsl/ |
| D | p1020rdb-pc_camp_core0.dts | 3 * P1020 RDB-PC Core0 Device Tree Source in CAMP mode.
7 * This dts file allows core0 to have memory, l2, i2c, spi, gpio, tdm, dma, usb,
10 * Please note to add "-b 0" for core0's dts compiling.
|
| D | mpc8572ds_camp_core0.dts | 3 * MPC8572 DS Core0 Device Tree Source in CAMP mode.
7 * This dts file allows core0 to have memory, l2, i2c, dma1, global-util, eth0,
|
| /Linux-v6.1/Documentation/devicetree/bindings/gpu/ |
| D | brcm,bcm-v3d.yaml | 26 - description: core0 register (required)
34 - const: core0
70 reg-names = "hub", "core0", "bridge", "gca";
|
| /Linux-v6.1/Documentation/devicetree/bindings/media/ |
| D | qcom,sdm845-venus-v2.yaml | 58 video-core0:
107 - video-core0
139 video-core0 {
|
| D | qcom,sdm845-venus.yaml | 45 video-core0:
121 - video-core0
144 video-core0 {
|
| /Linux-v6.1/arch/arm/boot/dts/ |
| D | axm5516-cpus.dtsi | 15 core0 {
29 core0 {
43 core0 {
57 core0 {
|
| D | exynos5422-cpus.dtsi | 26 core0 {
41 core0 {
|
| D | exynos5420-cpus.dtsi | 27 core0 {
42 core0 {
|
| /Linux-v6.1/arch/arm64/boot/dts/amd/ |
| D | amd-seattle-cpus.dtsi | 10 core0 {
18 core0 {
26 core0 {
34 core0 {
|
| /Linux-v6.1/Documentation/devicetree/bindings/cpu/ |
| D | cpu-topology.txt | 194 core0 {
214 core0 {
236 core0 {
255 core0 {
413 core0 {
428 core0 {
507 core0 {
|
| /Linux-v6.1/arch/arm64/boot/dts/hisilicon/ |
| D | hip05.dtsi | 27 core0 {
41 core0 {
55 core0 {
69 core0 {
|
| D | hip07.dtsi | 27 core0 {
42 core0 {
57 core0 {
72 core0 {
87 core0 {
102 core0 {
117 core0 {
132 core0 {
147 core0 {
162 core0 {
[all …]
|
| /Linux-v6.1/arch/arm64/boot/dts/amlogic/ |
| D | meson-g12b.dtsi | 18 core0 {
28 core0 {
|
| D | meson-gxm.dtsi | 15 core0 {
30 core0 {
|
| /Linux-v6.1/arch/arm64/boot/dts/ti/ |
| D | k3-am654.dtsi | 16 core0 {
26 core0 {
|
| D | k3-j721e-som-p0.dtsi | 191 mbox_mcu_r5fss0_core0: mbox-mcu-r5fss0-core0 {
205 mbox_main_r5fss0_core0: mbox-main-r5fss0-core0 {
219 mbox_main_r5fss1_core0: mbox-main-r5fss1-core0 {
|
| D | k3-j721s2.dtsi | 31 core0 {
150 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
|
| D | k3-j7200.dtsi | 44 core0 {
159 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
|
| /Linux-v6.1/sound/soc/intel/skylake/ |
| D | bxt-sst.c | 113 dev_err(ctx->dev, "dsp core0/1 power up failed\n"); in sst_bxt_prepare_fw()
121 /* Step 3: Unset core0 reset state & unstall/run core0 */ in sst_bxt_prepare_fw()
299 "D0i3 allowed when only core0 running:Exit\n"); in bxt_set_dsp_D0i3()
451 dev_err(ctx->dev, "Failed to set core0 to D0 state\n"); in bxt_set_dsp_D0()
|
| D | skl-sst-dsp.c | 281 dev_err(ctx->dev, "dsp core0 reset fail: %d\n", ret); in skl_dsp_boot()
287 dev_err(ctx->dev, "dsp core0 start fail: %d\n", ret); in skl_dsp_boot()
293 dev_err(ctx->dev, "dsp core0 disable fail: %d\n", ret); in skl_dsp_boot()
|
| D | skl-sst-dsp.h | 76 /* Core ID of core0 */
84 * since Core0 is primary core and it is used often
|
| /Linux-v6.1/Documentation/devicetree/bindings/remoteproc/ |
| D | ti,k3-r5f-rproc.yaml | 21 called "Single-CPU" mode, where only Core0 is used, but with ability to use
130 # The following properties are mandatory for R5F Core0 in both LockStep and Split
262 <0x00 0x41000000 0x00 0x41000000 0x00 0x00020000>, /* MCU R5F Core0 */
|
| /Linux-v6.1/drivers/hwmon/ |
| D | k8temp.c | 172 scfg &= ~(SEL_PLACE | SEL_CORE); /* Select sensor 0, core0 */ in k8temp_probe()
188 scfg &= ~SEL_CORE; /* Select sensor 1, core0 */ in k8temp_probe()
|
| /Linux-v6.1/arch/arm64/boot/dts/freescale/ |
| D | imx8qm.dtsi | 34 core0 {
49 core0 {
|
123456
