Home
last modified time | relevance | path

Searched full:clk_uart0 (Results 1 – 25 of 44) sorted by relevance

12

/Linux-v6.1/include/dt-bindings/clock/
Dexynos5410.h36 #define CLK_UART0 257 macro
Dactions,s500-cmu.h58 #define CLK_UART0 38 macro
Dactions,s700-cmu.h58 #define CLK_UART0 36 macro
Dactions,s900-cmu.h85 #define CLK_UART0 67 macro
Dpistachio-clk.h39 #define CLK_UART0 48 macro
Dexynos5250.h93 #define CLK_UART0 289 macro
Ds5pv210.h161 #define CLK_UART0 143 macro
Dexynos5420.h66 #define CLK_UART0 257 macro
Dexynos3250.h222 #define CLK_UART0 216 macro
Dexynos4.h150 #define CLK_UART0 312 macro
Dsprd,ums512-clk.h139 #define CLK_UART0 11 macro
Dsprd,sc9860-clk.h85 #define CLK_UART0 2 macro
/Linux-v6.1/Documentation/devicetree/bindings/serial/
Dsprd-uart.yaml72 clocks = <&clk_ap_apb_gates 9>, <&clk_uart0>, <&ext_26m>;
/Linux-v6.1/drivers/clk/actions/
Dowl-s700.c282 static OWL_COMP_DIV(clk_uart0, "uart0", uart_clk_mux_p,
445 &clk_uart0.common,
528 [CLK_UART0] = &clk_uart0.common.hw,
/Linux-v6.1/drivers/clk/hisilicon/
Dclk-hi3519.c58 { HI3519_UART0_CLK, "clk_uart0", "24m",
Dcrg-hi3516cv300.c87 { HI3516CV300_UART0_CLK, "clk_uart0", "uart_mux", CLK_SET_RATE_PARENT,
Dcrg-hi3798cv200.c285 { HISTB_UART0_CLK, "clk_uart0", "75m",
/Linux-v6.1/arch/arm/boot/dts/
Ds5pv210.dtsi319 clocks = <&clocks CLK_UART0>, <&clocks CLK_UART0>,
Dowl-s500.dtsi136 clocks = <&cmu CLK_UART0>;
Dexynos5410.dtsi340 clocks = <&clock CLK_UART0>, <&clock CLK_SCLK_UART0>;
/Linux-v6.1/arch/arm64/boot/dts/actions/
Ds700.dtsi119 clocks = <&cmu CLK_UART0>;
Ds900.dtsi125 clocks = <&cmu CLK_UART0>;
/Linux-v6.1/arch/arm64/boot/dts/sprd/
Dwhale2.dtsi80 <&ap_clk CLK_UART0>, <&ext_26m>;
/Linux-v6.1/drivers/clk/samsung/
Dclk-exynos5410.c197 GATE(CLK_UART0, "uart0", "aclk66", GATE_IP_PERIC, 0, 0, 0),
/Linux-v6.1/drivers/clk/pistachio/
Dclk-pistachio.c35 GATE(CLK_UART0, "uart0", "uart0_div", 0x104, 16),

12