Home
last modified time | relevance | path

Searched full:clk48m (Results 1 – 6 of 6) sorted by relevance

/Linux-v6.1/drivers/mfd/
Dt7l66xb.c64 struct clk *clk48m; member
268 clk_disable_unprepare(t7l66xb->clk48m); in t7l66xb_suspend()
279 ret = clk_prepare_enable(t7l66xb->clk48m); in t7l66xb_resume()
334 t7l66xb->clk48m = clk_get(&dev->dev, "CLK_CK48M"); in t7l66xb_probe()
335 if (IS_ERR(t7l66xb->clk48m)) { in t7l66xb_probe()
336 ret = PTR_ERR(t7l66xb->clk48m); in t7l66xb_probe()
356 ret = clk_prepare_enable(t7l66xb->clk48m); in t7l66xb_probe()
383 clk_disable_unprepare(t7l66xb->clk48m); in t7l66xb_probe()
389 clk_put(t7l66xb->clk48m); in t7l66xb_probe()
402 clk_disable_unprepare(t7l66xb->clk48m); in t7l66xb_remove()
[all …]
/Linux-v6.1/drivers/clk/samsung/
Dclk-s3c64xx.c100 PNAME(irda_p6400) = { "mout_epll", "dout_mpll", "none", "clk48m" };
101 PNAME(uhost_p6400) = { "clk48m", "mout_epll", "dout_mpll", "none" };
106 PNAME(irda_p6410) = { "mout_epll", "dout_mpll", "fin_pll", "clk48m" };
107 PNAME(uhost_p6410) = { "clk48m", "mout_epll", "dout_mpll", "fin_pll" };
120 FRATE(CLK48M, "clk48m", NULL, 0, 48000000),
247 GATE_SCLK(SCLK_MMC2_48, "sclk_mmc2_48", "clk48m", SCLK_GATE, 29),
248 GATE_SCLK(SCLK_MMC1_48, "sclk_mmc1_48", "clk48m", SCLK_GATE, 28),
249 GATE_SCLK(SCLK_MMC0_48, "sclk_mmc0_48", "clk48m", SCLK_GATE, 27),
253 GATE_SCLK(SCLK_SPI1_48, "sclk_spi1_48", "clk48m", SCLK_GATE, 23),
254 GATE_SCLK(SCLK_SPI0_48, "sclk_spi0_48", "clk48m", SCLK_GATE, 22),
/Linux-v6.1/drivers/clk/imx/
Dclk-imx1.c23 static const char *clko_sel_clks[] = { "per1", "hclk", "clk48m", "clk16m",
54 clk[IMX1_CLK_CLK48M] = imx_clk_divider("clk48m", "spll_gate", CCM_CSCR, 26, 3); in mx1_clocks_init_dt()
65 clk[IMX1_CLK_USBD_GATE] = imx_clk_gate("usbd_gate", "clk48m", SCM_GCCR, 0); in mx1_clocks_init_dt()
/Linux-v6.1/include/dt-bindings/clock/
Dsamsung,s3c64xx-clock.h21 #define CLK48M 2 macro
/Linux-v6.1/Documentation/devicetree/bindings/phy/
Dmediatek,xsphy.yaml184 clocks = <&clk48m>;
Dmediatek,tphy.yaml294 clocks = <&apmixedsys CLK_APMIXED_REF2USB_TX>, <&clk48m>;