Searched +full:bcm2835 +full:- +full:pixelvalve2 (Results 1 – 5 of 5) sorted by relevance
/Linux-v5.10/Documentation/devicetree/bindings/display/ |
D | brcm,bcm2835-pixelvalve0.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/display/brcm,bcm2835-pixelvalve0.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Eric Anholt <eric@anholt.net> 15 - brcm,bcm2835-pixelvalve0 16 - brcm,bcm2835-pixelvalve1 17 - brcm,bcm2835-pixelvalve2 18 - brcm,bcm2711-pixelvalve0 19 - brcm,bcm2711-pixelvalve1 [all …]
|
/Linux-v5.10/arch/arm/boot/dts/ |
D | bcm2835-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 * bcm2835, bcm2836 and bcm2837 implementations. 8 interrupt-parent = <&intc>; 12 compatible = "brcm,bcm2835-dma"; 25 /* dma channel 11-14 share one irq */ 32 interrupt-names = "dma0", 47 "dma-shared-all"; 48 #dma-cells = <1>; 49 brcm,dma-channel-mask = <0x7f35>; 52 intc: interrupt-controller@7e00b200 { [all …]
|
D | bcm2711.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/soc/bcm2835-pm.h> 10 #address-cells = <2>; 11 #size-cells = <1>; 13 interrupt-parent = <&gicv2>; 16 compatible = "brcm,bcm2711-vc5"; 20 clk_27MHz: clk-27M { 21 #clock-cells = <0>; 22 compatible = "fixed-clock"; [all …]
|
D | bcm2711-rpi-4-b.dts | 1 // SPDX-License-Identifier: GPL-2.0 2 /dts-v1/; 4 #include "bcm2835-rpi.dtsi" 5 #include "bcm283x-rpi-usb-peripheral.dtsi" 7 #include <dt-bindings/reset/raspberrypi,firmware-reset.h> 10 compatible = "raspberrypi,4-model-b", "brcm,bcm2711"; 15 stdout-path = "serial1:115200n8"; 38 default-state = "keep"; 39 linux,default-trigger = "default-on"; 43 wifi_pwrseq: wifi-pwrseq { [all …]
|
/Linux-v5.10/drivers/gpu/drm/vc4/ |
D | vc4_crtc.c | 1 // SPDX-License-Identifier: GPL-2.0-only 27 * output-specific clock. Since the encoders also directly consume 49 #define CRTC_WRITE(offset, val) writel(val, vc4_crtc->regs + (offset)) 50 #define CRTC_READ(offset) readl(vc4_crtc->regs + (offset)) 72 /* Top/base are supposed to be 4-pixel aligned, but the in vc4_crtc_get_cob_allocation() 79 return top - base + 4; in vc4_crtc_get_cob_allocation() 88 struct drm_device *dev = crtc->dev; in vc4_crtc_get_scanout_position() 91 struct vc4_crtc_state *vc4_crtc_state = to_vc4_crtc_state(crtc->state); in vc4_crtc_get_scanout_position() 108 val = HVS_READ(SCALER_DISPSTATX(vc4_crtc_state->assigned_channel)); in vc4_crtc_get_scanout_position() 120 if (mode->flags & DRM_MODE_FLAG_INTERLACE) { in vc4_crtc_get_scanout_position() [all …]
|