Home
last modified time | relevance | path

Searched full:atu (Results 1 – 25 of 52) sorted by relevance

123

/Linux-v6.1/arch/sparc/kernel/
Dpci_sun4v.c79 return iommu->atu && mask > DMA_BIT_MASK(32); in iommu_use_atu()
118 iotsb_num = pbm->iommu->atu->iotsb->iotsb_num; in iommu_batch_flush()
126 pr_err_ratelimited("%s: ATU map of [%08lx:%lx:%llx:%lx:%lx] failed with status %ld\n", in iommu_batch_flush()
217 tbl = &iommu->atu->tbl; in dma_4v_alloc_coherent()
327 struct atu *atu; in dma_4v_free_coherent() local
336 atu = iommu->atu; in dma_4v_free_coherent()
343 tbl = &atu->tbl; in dma_4v_free_coherent()
344 iotsb_num = atu->iotsb->iotsb_num; in dma_4v_free_coherent()
360 struct atu *atu; in dma_4v_map_page() local
370 atu = iommu->atu; in dma_4v_map_page()
[all …]
/Linux-v6.1/drivers/net/dsa/mv88e6xxx/
Dglobal1_atu.c3 * Marvell 88E6xxx Address Translation Unit (ATU) support
16 /* Offset 0x01: ATU FID Register */
23 /* Offset 0x0A: ATU Control Register */
108 /* Offset 0x0B: ATU Operation Register */
129 /* ATU DBNum[7:4] are located in ATU Control 15:12 */ in mv88e6xxx_g1_atu_op()
141 /* ATU DBNum[5:4] are located in ATU Operation 9:8 */ in mv88e6xxx_g1_atu_op()
145 /* ATU DBNum[3:0] are located in ATU Operation 3:0 */ in mv88e6xxx_g1_atu_op()
162 /* Offset 0x0C: ATU Data Register */
198 /* Offset 0x0D: ATU MAC Address Register Bytes 0 & 1
199 * Offset 0x0E: ATU MAC Address Register Bytes 2 & 3
[all …]
Dglobal1.h44 /* Offset 0x01: ATU FID Register */
112 /* Offset 0x0A: ATU Control Register */
117 /* Offset 0x0B: ATU Operation Register */
134 /* Offset 0x0C: ATU Data Register */
166 /* Offset 0x0D: ATU MAC Address Register Bytes 0 & 1
167 * Offset 0x0E: ATU MAC Address Register Bytes 2 & 3
168 * Offset 0x0F: ATU MAC Address Register Bytes 4 & 5
Ddevlink.c112 dev_err(chip->dev, "failed to set ATU stats kind/bin\n"); in mv88e6xxx_devlink_atu_bin_get()
118 dev_err(chip->dev, "failed to perform ATU get next\n"); in mv88e6xxx_devlink_atu_bin_get()
124 dev_err(chip->dev, "failed to get ATU stats\n"); in mv88e6xxx_devlink_atu_bin_get()
187 err = dsa_devlink_resource_register(ds, "ATU", in mv88e6xxx_setup_devlink_resources()
304 /* The ATU entry varies between mv88e6xxx chipset generations. Define
676 .name = "atu",
Dchip.h162 /* Mask for FromPort and ToPort value of PortVec used in ATU Move
163 * operation. 0 means that the ATU Move operation is not supported.
/Linux-v6.1/arch/sparc/include/asm/
Diommu_64.h30 /* Data structures for SPARC ATU architecture */
46 struct atu { struct
57 struct atu *atu; argument
/Linux-v6.1/Documentation/devicetree/bindings/pci/
Dqcom,pcie-ep.yaml23 - description: Address Translation Unit (ATU) registers
32 - const: atu
175 reg-names = "parf", "dbi", "elbi", "atu", "addr_space",
Dintel,keembay-pcie-ep.yaml24 - const: atu
62 reg-names = "dbi", "dbi2", "atu", "addr_space", "apb";
Dti,am65-pci-ep.yaml29 - const: atu
70 reg-names = "app", "dbics", "addr_space", "atu";
Dsnps,dw-pcie-ep.yaml29 For designware core version >= 4.80, it may contain ATU address space.
37 enum: [dbi, dbi2, config, atu, addr_space, link, atu_dma, appl]
Dintel,keembay-pcie.yaml32 - const: atu
83 reg-names = "dbi", "atu", "config", "apb";
Dhost-generic-pci.yaml68 DesignWare PCIe controller in RC mode with static ATU window mappings
72 is there any reason for the driver to reconfigure ATU windows for
75 In cases where the IP was synthesized with a minimum ATU window size
Dsnps,dw-pcie.yaml29 For designware core version >= 4.80, it may contain ATU address space.
37 enum: [ dbi, dbi2, config, atu, atu_dma, app, appl, elbi, mgmt, ctrl,
Dti,am65-pci-host.yaml30 - const: atu
92 reg-names = "app", "dbics", "config", "atu";
Dqcom,pcie.yaml155 - const: atu # ATU address space
200 - const: atu # ATU address space
Dsocionext,uniphier-pcie-ep.yaml43 - const: atu
Dsocionext,uniphier-pcie.yaml36 - const: atu
Dapple,pcie.yaml17 implements its root ports. But the ATU found on most DesignWare
/Linux-v6.1/drivers/pci/controller/dwc/
Dpcie-designware.c234 dev_err(pci->dev, "Read ATU address failed\n"); in dw_pcie_readl_atu()
254 dev_err(pci->dev, "Write ATU address failed\n"); in dw_pcie_writel_atu()
272 * bit in the Control register-1 of the ATU outbound region acts in dw_pcie_enable_ecrc()
280 * registers, the transactions going through ATU won't have TLP in dw_pcie_enable_ecrc()
354 * Make sure ATU enable takes effect before any subsequent config in __dw_pcie_prog_outbound_atu()
416 * Make sure ATU enable takes effect before any subsequent config in dw_pcie_prog_inbound_atu()
596 platform_get_resource_byname(pdev, IORESOURCE_MEM, "atu"); in dw_pcie_iatu_detect()
Dpcie-designware-host.c639 /* Note the very first outbound ATU is used for CFG IOs */ in dw_pcie_iatu_setup()
688 dev_warn(pci->dev, "Resources exceed number of ATU entries (%d)\n", in dw_pcie_iatu_setup()
750 * ATU, so we should not program the ATU here. in dw_pcie_setup_rc()
/Linux-v6.1/arch/arm/mach-iop32x/
Dpci.c313 /* Flag to determine whether the ATU is initialized and the PCI bus scanned */
346 DBG("ATU: IOP3XX_ATUCMD=0x%04x\n", *IOP3XX_ATUCMD); in iop3xx_atu_debug()
347 DBG("ATU: IOP3XX_ATUCR=0x%08x\n", *IOP3XX_ATUCR); in iop3xx_atu_debug()
/Linux-v6.1/drivers/pci/controller/
Dpcie-rockchip-host.c804 dev_err(dev, "program RC mem outbound ATU failed\n"); in rockchip_pcie_cfg_atu()
811 dev_err(dev, "program RC mem inbound ATU failed\n"); in rockchip_pcie_cfg_atu()
819 /* store the register number offset to program RC io outbound ATU */ in rockchip_pcie_cfg_atu()
833 dev_err(dev, "program RC io outbound ATU failed\n"); in rockchip_pcie_cfg_atu()
/Linux-v6.1/Documentation/PCI/endpoint/
Dpci-ntb-function.rst66 (ATU) and to indicate the link status. Endpoint can indicate the status of
117 the outbound ATU such that transactions to Doorbell BAR will be routed
128 will configure the outbound ATU such that transactions to MW BAR
/Linux-v6.1/sound/soc/sof/amd/
Dacp-stream.c121 /* Flush ATU Cache after PTE Update */ in acp_dsp_stream_config()
Dacp-loader.c147 /* Flush ATU Cache after PTE Update */ in configure_pte_for_fw_loading()

123