Home
last modified time | relevance | path

Searched full:architected (Results 1 – 25 of 76) sorted by relevance

1234

/Linux-v5.15/Documentation/devicetree/bindings/timer/
Darm,arch_timer.yaml7 title: ARM architected timer
13 ARM cores may have a per-core architected timer, which provides per-cpu timers,
14 or a memory mapped architected timer, which provides up to 8 frames with a
17 The per-core architected timer is attached to a GIC to deliver its
96 supported for 32-bit systems which follow the ARMv7 architected reset
Darm,arch_timer_mmio.yaml7 title: ARM memory mapped architected timer
14 ARM cores may have a memory mapped architected timer, which provides up to 8
52 supported for 32-bit systems which follow the ARMv7 architected reset
/Linux-v5.15/arch/arm/mach-bcm/
DKconfig10 comment "IPROC architected SoCs"
24 This enables support for systems based on Broadcom IPROC architected SoCs.
89 comment "KONA architected SoCs"
/Linux-v5.15/Documentation/arm64/
Dbooting.rst184 System caches which respect the architected cache maintenance by VA
186 System caches which do not respect architected cache maintenance by VA
189 - Architected timers
205 All writable architected system registers at or below the exception
343 The requirements described above for CPU mode, caches, MMUs, architected
Damu.rst39 The Activity Monitors architecture provides space for up to 16 architected
41 implement additional architected event counters.
Delf_hwcaps.rst15 architected discovery mechanism available to userspace code at EL0. The
46 which are described by architected ID registers inaccessible to
/Linux-v5.15/tools/perf/pmu-events/arch/x86/broadwellde/
Dcache.json404 … of the event that counts load uops with true STLB miss retired to the architected path. True STLB…
416 …EBS) of the event that counts store uops true STLB miss retired to the architected path. True STLB…
430 …uses PEBS) of the event that counts load uops with locked access retired to the architected path.",
442 … PEBS) of the event that counts line-splitted load uops retired to the architected path. A line sp…
454 …PEBS) of the event that counts line-splitted store uops retired to the architected path. A line sp…
467 …(that is, uses PEBS) of the event that counts load uops retired to the architected path with a fil…
479 …that is, uses PEBS) of the event that counts store uops retired to the architected path with a fil…
/Linux-v5.15/arch/arm/kernel/
Darch_timer.c26 /* Use the architected timer for the delay loop. */ in arch_timer_delay_timer_register()
/Linux-v5.15/arch/ia64/kernel/
Dsigframe.h18 * End of architected state.
/Linux-v5.15/arch/arm64/kernel/
Djump_label.c34 * We use the architected A64 NOP in arch_static_branch, so there's no in arch_jump_label_transform_static()
Dtime.c65 panic("Unable to initialise architected timer.\n"); in time_init()
/Linux-v5.15/arch/alpha/include/asm/
Dhwrpb.h9 * These values are architected.
31 * These values are architected.
/Linux-v5.15/arch/powerpc/kernel/
Dcputable.c290 { /* 2.05-compliant processor, i.e. Power6 "architected" mode */
293 .cpu_name = "POWER6 (architected)",
302 { /* 2.06-compliant processor, i.e. Power7 "architected" mode */
305 .cpu_name = "POWER7 (architected)",
318 { /* 2.07-compliant processor, i.e. Power8 "architected" mode */
321 .cpu_name = "POWER8 (architected)",
334 { /* 3.00-compliant processor, i.e. Power9 "architected" mode */
337 .cpu_name = "POWER9 (architected)",
349 { /* 3.1-compliant processor, i.e. Power10 "architected" mode */
352 .cpu_name = "POWER10 (architected)",
/Linux-v5.15/drivers/parisc/
Dgsc.h18 /* PA I/O Architected devices support at least 5 bits in the EIM register. */
/Linux-v5.15/arch/parisc/kernel/
Djump_label.c50 * We use the architected NOP in arch_static_branch, so there's no in arch_jump_label_transform_static()
/Linux-v5.15/tools/perf/pmu-events/arch/x86/broadwellx/
Dcache.json404 …tion": "This event counts load uops with true STLB miss retired to the architected path. True STLB…
416 …ion": "This event counts store uops with true STLB miss retired to the architected path. True STLB…
430 …licDescription": "This event counts load uops with locked access retired to the architected path.",
442 …"PublicDescription": "This event counts line-splitted load uops retired to the architected path. A…
454 …"PublicDescription": "This event counts line-splitted store uops retired to the architected path. …
467 …"PublicDescription": "This event counts load uops retired to the architected path with a filter on…
479 …"PublicDescription": "This event counts store uops retired to the architected path with a filter o…
/Linux-v5.15/arch/arm/mach-rockchip/
Drockchip.c33 * which is needed for the architected timer to work. in rockchip_timer_init()
/Linux-v5.15/Documentation/admin-guide/perf/
Dxgene-pmu.rst7 controller(s). These PMU devices are loosely architected to follow the
/Linux-v5.15/arch/powerpc/include/asm/nohash/
Dpte-book3e.h12 /* Architected bits */
/Linux-v5.15/arch/powerpc/include/asm/
Dcputhreads.h103 * architected, is not something a hypervisor could emulate and a future
Dlppaca.h120 * We are using a non architected field to determine if a partition is
/Linux-v5.15/arch/arm64/kvm/
Dhypercalls.c26 * architected counter, as this is the only one the guest in kvm_ptp_get_time()
/Linux-v5.15/drivers/clocksource/
DKconfig293 bool "Enable ARM architected timer event stream generation by default"
298 based on the ARM architected timer. It is used for waking up CPUs
/Linux-v5.15/tools/testing/selftests/powerpc/vphn/asm/
Dlppaca.h120 * We are using a non architected field to determine if a partition is
/Linux-v5.15/include/scsi/
Dviosrp.h16 /* between partitions. The definitions in this file are architected, */

1234