Searched +full:ace +full:- +full:lite (Results 1 – 9 of 9) sorted by relevance
| /Linux-v6.1/Documentation/devicetree/bindings/arm/ |
| D | arm,cci-400.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/arm/arm,cci-400.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Lorenzo Pieralisi <lorenzo.pieralisi@arm.com> 13 ARM multi-cluster systems maintain intra-cluster coherency through a cache 24 pattern: "^cci(@[0-9a-f]+)?$" 28 - arm,cci-400 29 - arm,cci-500 30 - arm,cci-550 [all …]
|
| /Linux-v6.1/Documentation/admin-guide/media/ |
| D | saa7134-cardlist.rst | 1 .. SPDX-License-Identifier: GPL-2.0 8 .. flat-table:: 9 :header-rows: 1 11 :stub-columns: 0 13 * - Card number 14 - Card name 15 - PCI subsystem IDs 17 * - 0 18 - UNKNOWN/GENERIC 19 - [all …]
|
| /Linux-v6.1/drivers/bus/ |
| D | arm-cci.c | 17 #include <linux/arm-cci.h> 49 {.compatible = "arm,cci-400", .data = CCI400_PORTS_DATA }, 52 { .compatible = "arm,cci-500", }, 53 { .compatible = "arm,cci-550", }, 59 OF_DEV_AUXDATA("arm,cci-400-pmu", 0, NULL, &cci_ctrl_base), 60 OF_DEV_AUXDATA("arm,cci-400-pmu,r0", 0, NULL, &cci_ctrl_base), 61 OF_DEV_AUXDATA("arm,cci-400-pmu,r1", 0, NULL, &cci_ctrl_base), 62 OF_DEV_AUXDATA("arm,cci-500-pmu,r0", 0, NULL, &cci_ctrl_base), 63 OF_DEV_AUXDATA("arm,cci-550-pmu,r0", 0, NULL, &cci_ctrl_base), 67 #define DRIVER_NAME "ARM-CCI" [all …]
|
| /Linux-v6.1/arch/arm64/boot/dts/mediatek/ |
| D | mt6795.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 7 #include <dt-bindings/interrupt-controller/irq.h> 8 #include <dt-bindings/interrupt-controller/arm-gic.h> 9 #include <dt-bindings/pinctrl/mt6795-pinfunc.h> 13 interrupt-parent = <&sysirq>; 14 #address-cells = <2>; 15 #size-cells = <2>; 18 compatible = "arm,psci-0.2"; 23 #address-cells = <1>; 24 #size-cells = <0>; [all …]
|
| D | mt7622.dtsi | 6 * SPDX-License-Identifier: (GPL-2.0 OR MIT) 9 #include <dt-bindings/interrupt-controller/irq.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/clock/mt7622-clk.h> 12 #include <dt-bindings/phy/phy.h> 13 #include <dt-bindings/power/mt7622-power.h> 14 #include <dt-bindings/reset/mt7622-reset.h> 15 #include <dt-bindings/thermal/thermal.h> 19 interrupt-parent = <&sysirq>; 20 #address-cells = <2>; [all …]
|
| /Linux-v6.1/Documentation/networking/device_drivers/can/ctu/ |
| D | ctucanfd-driver.rst | 1 .. SPDX-License-Identifier: GPL-2.0-or-later 10 ------------------------ 19 `Vivado integration <https://gitlab.fel.cvut.cz/canbus/zynq/zynq-can-sja1000-top>`_ 20 and Intel Cyclone V 5CSEMA4U23C6 based DE0-Nano-SoC Terasic board 21 `QSys integration <https://gitlab.fel.cvut.cz/canbus/intel-soc-ctucanfd>`_ 23 `PCIe integration <https://gitlab.fel.cvut.cz/canbus/pcie-ctucanfd>`_ of the core. 33 version of emulation support can be cloned from ctu-canfd branch of QEMU local 34 development `repository <https://gitlab.fel.cvut.cz/canbus/qemu-canbus>`_. 38 --------------- 59 it allows for device hot-plug. [all …]
|
| /Linux-v6.1/arch/arm/boot/dts/ |
| D | mt7629.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 8 #include <dt-bindings/interrupt-controller/irq.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/clock/mt7629-clk.h> 11 #include <dt-bindings/power/mt7622-power.h> 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/phy/phy.h> 14 #include <dt-bindings/reset/mt7629-resets.h> 18 interrupt-parent = <&sysirq>; 19 #address-cells = <1>; [all …]
|
| D | Makefile | 1 # SPDX-License-Identifier: GPL-2.0 2 dtb-$(CONFIG_ARCH_ALPINE) += \ 3 alpine-db.dtb 4 dtb-$(CONFIG_MACH_ARTPEC6) += \ 5 artpec6-devboard.dtb 6 dtb-$(CONFIG_MACH_ASM9260) += \ 7 alphascale-asm9260-devkit.dtb 9 dtb-$(CONFIG_SOC_AT91RM9200) += \ 12 dtb-$(CONFIG_SOC_AT91SAM9) += \ 14 at91-qil_a9260.dtb \ [all …]
|
| /Linux-v6.1/drivers/crypto/ |
| D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 17 tristate "Support for VIA PadLock ACE" 21 (so called VIA PadLock ACE, Advanced Cryptography Engine) 39 called padlock-aes. 53 called padlock-sha. 61 Say 'Y' here to use the AMD Geode LX processor on-board AES 65 will be called geode-aes. 143 and uses triple-DES to generate secure random numbers like the 144 ANSI X9.17 standard. User-space programs access the 145 pseudo-random-number device through the char device /dev/prandom. [all …]
|