Searched full:accelerate (Results 1 – 25 of 62) sorted by relevance
123
39 This kernel module can be loaded in host kernel to accelerate76 This kernel module can be loaded in host kernel to accelerate
5 Represents a battery impedance compensation to accelerate charging.
10 accelerate = <3>;
15 designed to accelerate Deep Learning inference workloads.
13 /* ToDo: use dczeroa, accelerate the compiler-constant zero case */
18 designed to accelerate Deep Learning inference and training workloads.
19 Rockchip and NXP i.MX8M SoCs, which accelerate video and image
13 The Hash and Crypto Engine (HACE) is designed to accelerate the throughput
13 The ACRY ECDSA/RSA engines is designed to accelerate the throughput
6 Hash and Crypto Engine (HACE) is designed to accelerate the
76 accelerator, which can accelerate RSA and DH algorithms.
90 * accelerate the VDSO update for CLOCK_BOOTTIME.
12 Although these devices are typically designed to accelerate
5 * Using hardware provided PCLMULQDQ instruction to accelerate the CRC32
3 * Using hardware provided CRC32 instruction to accelerate the CRC32 disposal.
694 /* Deactivating an unevictable folio will not accelerate reclaim */ in deactivate_file_folio()710 * active list and was not unevictable. This is done to accelerate the732 * This is done to accelerate the reclaim of @folio.
5 * Use the z/Architecture Vector Extension Facility to accelerate the
523 * "Accelerate" callbacks based on more-accurate grace-period information.604 * advance and accelerate both the destination and the source
271 * but is using the &drm_gpuva_manager's internal interval tree to accelerate295 * tree to accelerate the search for the starting &drm_gpuva, and hence is safe
37 * Using hardware provided PCLMULQDQ instruction to accelerate the CRC32
189 /* First stage - slowly accelerate to find initial bounds */ in calibrate_delay_converge()
468 /* Create a couple of ports per each device to accelerate in wwan_hwsim_init_devs()
297 * This would allow people who knew what they were doing to accelerate their
11 * processors with instructions to accelerate AES and carryless
