Home
last modified time | relevance | path

Searched full:viu (Results 1 – 25 of 30) sorted by relevance

12

/Linux-v5.15/drivers/gpu/drm/meson/
Dmeson_crtc.c158 priv->viu.osd1_enabled = false; in meson_g12a_crtc_atomic_disable()
159 priv->viu.osd1_commit = false; in meson_g12a_crtc_atomic_disable()
161 priv->viu.vd1_enabled = false; in meson_g12a_crtc_atomic_disable()
162 priv->viu.vd1_commit = false; in meson_g12a_crtc_atomic_disable()
183 priv->viu.osd1_enabled = false; in meson_crtc_atomic_disable()
184 priv->viu.osd1_commit = false; in meson_crtc_atomic_disable()
186 priv->viu.vd1_enabled = false; in meson_crtc_atomic_disable()
187 priv->viu.vd1_commit = false; in meson_crtc_atomic_disable()
225 priv->viu.osd1_commit = true; in meson_crtc_atomic_flush()
226 priv->viu.vd1_commit = true; in meson_crtc_atomic_flush()
[all …]
Dmeson_overlay.c365 priv->viu.vpp_line_in_length = hd_end_lines - hd_start_lines + 1; in meson_overlay_setup_scaler_params()
386 priv->viu.vpp_vsc_start_phase_step = ratio_y << 6; in meson_overlay_setup_scaler_params()
388 priv->viu.vpp_vsc_ini_phase = vphase << 8; in meson_overlay_setup_scaler_params()
389 priv->viu.vpp_vsc_phase_ctrl = (1 << 13) | (4 << 8) | in meson_overlay_setup_scaler_params()
392 priv->viu.vd1_if0_luma_x0 = VD_X_START(hd_start_lines) | in meson_overlay_setup_scaler_params()
394 priv->viu.vd1_if0_chroma_x0 = VD_X_START(hd_start_lines >> 1) | in meson_overlay_setup_scaler_params()
397 priv->viu.viu_vd1_fmt_w = in meson_overlay_setup_scaler_params()
401 priv->viu.vd1_afbc_vd_cfmt_w = in meson_overlay_setup_scaler_params()
405 priv->viu.vd1_afbc_vd_cfmt_h = in meson_overlay_setup_scaler_params()
408 priv->viu.vd1_afbc_mif_hor_scope = AFBC_MIF_BLK_BGN_H(afbc_left / 32) | in meson_overlay_setup_scaler_params()
[all …]
Dmeson_plane.c118 line_stride = ((priv->viu.osd1_width << 4) + 127) >> 7; in meson_g12a_afbcd_line_stride()
125 line_stride = ((priv->viu.osd1_width << 5) + 127) >> 7; in meson_g12a_afbcd_line_stride()
165 priv->viu.osd1_afbcd = true; in meson_plane_atomic_update()
167 priv->viu.osd1_afbcd = false; in meson_plane_atomic_update()
170 priv->viu.osd1_ctrl_stat = OSD_ENABLE | in meson_plane_atomic_update()
174 priv->viu.osd1_ctrl_stat2 = readl(priv->io_base + in meson_plane_atomic_update()
180 priv->viu.osd1_blk0_cfg[0] = canvas_id_osd1 << OSD_CANVAS_SEL; in meson_plane_atomic_update()
182 if (priv->viu.osd1_afbcd) { in meson_plane_atomic_update()
185 priv->viu.osd1_blk1_cfg4 = MESON_G12A_AFBCD_OUT_ADDR; in meson_plane_atomic_update()
186 priv->viu.osd1_blk0_cfg[0] |= OSD_ENDIANNESS_BE; in meson_plane_atomic_update()
[all …]
Dmeson_osd_afbcd.c131 priv->viu.osd1_width) | in meson_gxm_afbcd_setup()
133 priv->viu.osd1_height), in meson_gxm_afbcd_setup()
136 writel_relaxed(priv->viu.osd1_addr >> 4, in meson_gxm_afbcd_setup()
138 writel_relaxed(priv->viu.osd1_addr >> 4, in meson_gxm_afbcd_setup()
141 writel_relaxed((0xe4 << 24) | (priv->viu.osd1_addr & 0xffffff), in meson_gxm_afbcd_setup()
144 if (priv->viu.osd1_width <= 128) in meson_gxm_afbcd_setup()
146 else if (priv->viu.osd1_width <= 256) in meson_gxm_afbcd_setup()
148 else if (priv->viu.osd1_width <= 512) in meson_gxm_afbcd_setup()
150 else if (priv->viu.osd1_width <= 1024) in meson_gxm_afbcd_setup()
152 else if (priv->viu.osd1_width <= 2048) in meson_gxm_afbcd_setup()
[all …]
Dmeson_vpp.h15 /* Mux VIU/VPP to ENCI */
17 /* Mux VIU/VPP to ENCP */
Dmeson_viu.c21 * VIU Handles the Pixel scanout and the basic Colorspace conversions
314 /* VIU OSD1 Reset as workaround for GXL+ Alpha OSD Bug */
504 priv->viu.osd1_enabled = false; in meson_viu_init()
505 priv->viu.osd1_commit = false; in meson_viu_init()
506 priv->viu.osd1_interlace = false; in meson_viu_init()
Dmeson_osd_afbcd.h12 /* This is an internal address used to transfer pixel from AFBC to the VIU */
Dmeson_drv.h150 } viu; member
Dmeson_vpp.c18 * VPP Handles all the Post Processing after the Scanout from the VIU
Dmeson_venc.c38 * vd2---| VIU |-| VPP |-|-----ENCI/-ENCI_DVI-|-|
1146 /* Select ENCI for VIU */ in meson_venc_hdmi_mode_set()
1514 /* Select ENCP for VIU */ in meson_venc_hdmi_mode_set()
1643 /* Internal Venc, Internal VIU Sync, Internal Vencoder */ in meson_venci_cvbs_mode_set()
1702 /* Select ENCI for VIU */ in meson_venci_cvbs_mode_set()
/Linux-v5.15/Documentation/devicetree/bindings/power/
Damlogic,meson-ee-pwrc.yaml78 - const: viu
94 - const: viu
119 - const: viu
138 - const: viu
179 reset-names = "viu", "venc", "vcbus", "bt656",
/Linux-v5.15/drivers/media/platform/
Dfsl-viu.c5 * Freescale VIU video driver
46 printk(KERN_DEBUG "viu: " fmt , ## arg); \
172 * Macro definitions of VIU registers
348 dprintk(1, "viu/0: [%p/%d] timeout\n", buf, buf->vb.i); in viu_vid_timeout()
555 strscpy(cap->driver, "viu", sizeof(cap->driver)); in vidioc_querycap()
556 strscpy(cap->card, "viu", sizeof(cap->card)); in vidioc_querycap()
557 strscpy(cap->bus_info, "platform:viu", sizeof(cap->bus_info)); in vidioc_querycap()
887 #define decoder_call(viu, o, f, args...) \ argument
888 v4l2_subdev_call(viu->decoder, o, f, ##args)
1065 dprintk(1, "viu/0: [%p/%d] 0x%lx/0x%lx: dma complete\n", in viu_capture_intr()
[all …]
DKconfig52 tristate "Freescale VIU Video Driver"
57 Support for Freescale VIU video driver. This device captures
60 Say Y here if you want to enable VIU device on MPC5121e Rev2+.
DMakefile16 obj-$(CONFIG_VIDEO_VIU) += fsl-viu.o
/Linux-v5.15/Documentation/devicetree/bindings/display/
Damlogic,meson-vpu.yaml20 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
29 VIU: Video Input Unit
54 tree and provides the scanout clock to the VPP and VIU.
/Linux-v5.15/Documentation/admin-guide/media/
Dplatform-cardlist.rst33 fsl-viu Freescale VIU
/Linux-v5.15/arch/arm/boot/dts/
Dmeson8m2.dtsi78 "vencp", "vdac", "vencl", "viu", "venc", "rdma";
/Linux-v5.15/Documentation/gpu/
Dmeson.rst19 D | vd2 | VIU | | Video Post | | Video Encoders |<---|-----VCLK |
/Linux-v5.15/arch/powerpc/platforms/512x/
Dclock-commonclk.c85 * MPC5125 has many more differences: no MBX, no AXE, no VIU, no SPDIF,
886 "viu", "csb", &clkregs->sccr2, 18); in mpc512x_clk_setup_clock_tree()
1100 FOR_NODES("fsl,mpc5121-viu") { in mpc5121_clk_provide_backwards_compat()
1102 NODE_CHK("ipg", clks[MPC512x_CLK_VIU], 0, VIU); in mpc5121_clk_provide_backwards_compat()
1162 (did_register & DID_REG_VIU) ? " VIU" : "", in mpc5121_clk_provide_backwards_compat()
/Linux-v5.15/arch/powerpc/boot/dts/
Dmpc5121ads.dts115 viu@2400 {
Dmpc5121.dtsi265 viu@2400 {
266 compatible = "fsl,mpc5121-viu";
Dac14xx.dts274 viu@2400 {
/Linux-v5.15/drivers/clk/imx/
Dclk-imx7ulp.c213 hws[IMX7ULP_CLK_VIU] = imx_clk_hw_gate("viu", "nic1_clk", base + 0xa0, 30); in imx7ulp_clk_pcc3_init()
/Linux-v5.15/arch/arm64/boot/dts/amlogic/
Dmeson-gxbb.dtsi735 reset-names = "viu", "venc", "vcbus", "bt656",
/Linux-v5.15/drivers/comedi/drivers/ni_routing/tools/
Dconvert_csv_to_c.py47 if not re.match('[VIU]\([^)]*\)', value):

12