/Linux-v5.10/drivers/gpu/drm/amd/display/dc/calcs/ |
D | dcn_calc_auto.c | 40 void scaler_settings_calculation(struct dcn_bw_internal_vars *v) in scaler_settings_calculation() argument 43 for (k = 0; k <= v->number_of_active_planes - 1; k++) { in scaler_settings_calculation() 44 if (v->allow_different_hratio_vratio == dcn_bw_yes) { in scaler_settings_calculation() 45 if (v->source_scan[k] == dcn_bw_hor) { in scaler_settings_calculation() 46 v->h_ratio[k] = v->viewport_width[k] / v->scaler_rec_out_width[k]; in scaler_settings_calculation() 47 v->v_ratio[k] = v->viewport_height[k] / v->scaler_recout_height[k]; in scaler_settings_calculation() 50 v->h_ratio[k] = v->viewport_height[k] / v->scaler_rec_out_width[k]; in scaler_settings_calculation() 51 v->v_ratio[k] = v->viewport_width[k] / v->scaler_recout_height[k]; in scaler_settings_calculation() 55 if (v->source_scan[k] == dcn_bw_hor) { in scaler_settings_calculation() 56 …v->h_ratio[k] =dcn_bw_max2(v->viewport_width[k] / v->scaler_rec_out_width[k], v->viewport_height[k… in scaler_settings_calculation() [all …]
|
/Linux-v5.10/include/asm-generic/ |
D | atomic-long.h | 27 atomic_long_read(const atomic_long_t *v) in atomic_long_read() argument 29 return atomic64_read(v); in atomic_long_read() 33 atomic_long_read_acquire(const atomic_long_t *v) in atomic_long_read_acquire() argument 35 return atomic64_read_acquire(v); in atomic_long_read_acquire() 39 atomic_long_set(atomic_long_t *v, long i) in atomic_long_set() argument 41 atomic64_set(v, i); in atomic_long_set() 45 atomic_long_set_release(atomic_long_t *v, long i) in atomic_long_set_release() argument 47 atomic64_set_release(v, i); in atomic_long_set_release() 51 atomic_long_add(long i, atomic_long_t *v) in atomic_long_add() argument 53 atomic64_add(i, v); in atomic_long_add() [all …]
|
D | atomic-instrumented.h | 25 atomic_read(const atomic_t *v) in atomic_read() argument 27 instrument_atomic_read(v, sizeof(*v)); in atomic_read() 28 return arch_atomic_read(v); in atomic_read() 34 atomic_read_acquire(const atomic_t *v) in atomic_read_acquire() argument 36 instrument_atomic_read(v, sizeof(*v)); in atomic_read_acquire() 37 return arch_atomic_read_acquire(v); in atomic_read_acquire() 43 atomic_set(atomic_t *v, int i) in atomic_set() argument 45 instrument_atomic_write(v, sizeof(*v)); in atomic_set() 46 arch_atomic_set(v, i); in atomic_set() 52 atomic_set_release(atomic_t *v, int i) in atomic_set_release() argument [all …]
|
/Linux-v5.10/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
D | display_mode_vba_30.c | 1920 struct vba_vars_st *v = &mode_lib->vba; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() local 1923 unsigned int PrefetchMode = v->PrefetchModePerState[v->VoltageLevel][v->maxMpcComb]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1930 v->WritebackDISPCLK = 0.0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1931 v->DISPCLKWithRamping = 0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1932 v->DISPCLKWithoutRamping = 0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1933 v->GlobalDPPCLK = 0.0; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1935 v->IdealSDPPortBandwidthPerState[v->VoltageLevel][v->maxMpcComb] = dml_min3( in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1936 v->ReturnBusWidth * v->DCFCLK, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1937 v->DRAMSpeedPerState[v->VoltageLevel] * v->NumberOfChannels * v->DRAMChannelWidth, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 1938 v->FabricClockPerState[v->VoltageLevel] * v->FabricDatapathToDCNDataReturn); in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() [all …]
|
/Linux-v5.10/drivers/media/platform/ |
D | imx-pxp.h | 19 #define BF_PXP_CTRL_SFTRST(v) \ argument 20 (((v) << 31) & BM_PXP_CTRL_SFTRST) 22 #define BF_PXP_CTRL_CLKGATE(v) \ argument 23 (((v) << 30) & BM_PXP_CTRL_CLKGATE) 25 #define BF_PXP_CTRL_RSVD4(v) \ argument 26 (((v) << 29) & BM_PXP_CTRL_RSVD4) 28 #define BF_PXP_CTRL_EN_REPEAT(v) \ argument 29 (((v) << 28) & BM_PXP_CTRL_EN_REPEAT) 31 #define BF_PXP_CTRL_ENABLE_ROTATE1(v) \ argument 32 (((v) << 27) & BM_PXP_CTRL_ENABLE_ROTATE1) [all …]
|
/Linux-v5.10/arch/x86/lib/ |
D | atomic64_386_32.S | 27 LOCK v; 32 UNLOCK v; \ 39 #define v %ecx macro 41 movl (v), %eax 42 movl 4(v), %edx 44 #undef v 46 #define v %esi macro 48 movl %ebx, (v) 49 movl %ecx, 4(v) 51 #undef v [all …]
|
/Linux-v5.10/include/linux/ |
D | atomic-arch-fallback.h | 82 arch_atomic_read_acquire(const atomic_t *v) in arch_atomic_read_acquire() argument 84 return smp_load_acquire(&(v)->counter); in arch_atomic_read_acquire() 91 arch_atomic_set_release(atomic_t *v, int i) in arch_atomic_set_release() argument 93 smp_store_release(&(v)->counter, i); in arch_atomic_set_release() 106 arch_atomic_add_return_acquire(int i, atomic_t *v) in arch_atomic_add_return_acquire() argument 108 int ret = arch_atomic_add_return_relaxed(i, v); in arch_atomic_add_return_acquire() 117 arch_atomic_add_return_release(int i, atomic_t *v) in arch_atomic_add_return_release() argument 120 return arch_atomic_add_return_relaxed(i, v); in arch_atomic_add_return_release() 127 arch_atomic_add_return(int i, atomic_t *v) in arch_atomic_add_return() argument 131 ret = arch_atomic_add_return_relaxed(i, v); in arch_atomic_add_return() [all …]
|
D | atomic-fallback.h | 85 atomic_read_acquire(const atomic_t *v) in atomic_read_acquire() argument 87 return smp_load_acquire(&(v)->counter); in atomic_read_acquire() 97 atomic_set_release(atomic_t *v, int i) in atomic_set_release() argument 99 smp_store_release(&(v)->counter, i); in atomic_set_release() 119 atomic_add_return_acquire(int i, atomic_t *v) in atomic_add_return_acquire() argument 121 int ret = atomic_add_return_relaxed(i, v); in atomic_add_return_acquire() 130 atomic_add_return_release(int i, atomic_t *v) in atomic_add_return_release() argument 133 return atomic_add_return_relaxed(i, v); in atomic_add_return_release() 140 atomic_add_return(int i, atomic_t *v) in atomic_add_return() argument 144 ret = atomic_add_return_relaxed(i, v); in atomic_add_return() [all …]
|
/Linux-v5.10/arch/sh/mm/ |
D | flush-sh4.c | 16 reg_size_t aligned_start, v, cnt, end; in sh4__flush_wback_region() local 19 v = aligned_start & ~(L1_CACHE_BYTES-1); in sh4__flush_wback_region() 22 cnt = (end - v) / L1_CACHE_BYTES; in sh4__flush_wback_region() 25 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() 26 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() 27 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() 28 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() 29 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() 30 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() 31 __ocbwb(v); v += L1_CACHE_BYTES; in sh4__flush_wback_region() [all …]
|
/Linux-v5.10/tools/memory-model/ |
D | linux-kernel.def | 10 WRITE_ONCE(X,V) { __store{once}(X,V); } 13 smp_store_release(X,V) { __store{release}(*X,V); } 15 rcu_assign_pointer(X,V) { __store{release}(X,V); } 17 smp_store_mb(X,V) { __store{once}(X,V); __fence{mb}; } 30 xchg(X,V) __xchg{mb}(X,V) 31 xchg_relaxed(X,V) __xchg{once}(X,V) 32 xchg_release(X,V) __xchg{release}(X,V) 33 xchg_acquire(X,V) __xchg{acquire}(X,V) 34 cmpxchg(X,V,W) __cmpxchg{mb}(X,V,W) 35 cmpxchg_relaxed(X,V,W) __cmpxchg{once}(X,V,W) [all …]
|
/Linux-v5.10/arch/ia64/include/asm/ |
D | atomic.h | 24 #define atomic_read(v) READ_ONCE((v)->counter) argument 25 #define atomic64_read(v) READ_ONCE((v)->counter) argument 27 #define atomic_set(v,i) WRITE_ONCE(((v)->counter), (i)) argument 28 #define atomic64_set(v,i) WRITE_ONCE(((v)->counter), (i)) argument 32 ia64_atomic_##op (int i, atomic_t *v) \ 38 CMPXCHG_BUGCHECK(v); \ 39 old = atomic_read(v); \ 41 } while (ia64_cmpxchg(acq, v, old, new, sizeof(atomic_t)) != old); \ 47 ia64_atomic_fetch_##op (int i, atomic_t *v) \ 53 CMPXCHG_BUGCHECK(v); \ [all …]
|
/Linux-v5.10/sound/soc/qcom/ |
D | lpass-lpaif-reg.h | 11 #define LPAIF_I2SCTL_REG_ADDR(v, addr, port) \ argument 12 (v->i2sctrl_reg_base + (addr) + v->i2sctrl_reg_stride * (port)) 14 #define LPAIF_I2SCTL_REG(v, port) LPAIF_I2SCTL_REG_ADDR(v, 0x0, (port)) argument 71 #define LPAIF_IRQ_REG_ADDR(v, addr, port) \ argument 72 (v->irq_reg_base + (addr) + v->irq_reg_stride * (port)) 76 #define LPAIF_IRQEN_REG(v, port) LPAIF_IRQ_REG_ADDR(v, 0x0, (port)) argument 77 #define LPAIF_IRQSTAT_REG(v, port) LPAIF_IRQ_REG_ADDR(v, 0x4, (port)) argument 78 #define LPAIF_IRQCLEAR_REG(v, port) LPAIF_IRQ_REG_ADDR(v, 0xC, (port)) argument 81 #define LPASS_HDMITX_APP_IRQ_REG_ADDR(v, addr) \ argument 82 ((v->hdmi_irq_reg_base) + (addr)) [all …]
|
/Linux-v5.10/drivers/md/ |
D | dm-verity-target.c | 46 struct dm_verity *v; member 80 static sector_t verity_map_sector(struct dm_verity *v, sector_t bi_sector) in verity_map_sector() argument 82 return v->data_start + dm_target_offset(v->ti, bi_sector); in verity_map_sector() 91 static sector_t verity_position_at_level(struct dm_verity *v, sector_t block, in verity_position_at_level() argument 94 return block >> (level * v->hash_per_block_bits); in verity_position_at_level() 97 static int verity_hash_update(struct dm_verity *v, struct ahash_request *req, in verity_hash_update() argument 128 static int verity_hash_init(struct dm_verity *v, struct ahash_request *req, in verity_hash_init() argument 133 ahash_request_set_tfm(req, v->tfm); in verity_hash_init() 146 if (likely(v->salt_size && (v->version >= 1))) in verity_hash_init() 147 r = verity_hash_update(v, req, v->salt, v->salt_size, wait); in verity_hash_init() [all …]
|
/Linux-v5.10/drivers/iio/adc/ |
D | stm32-dfsdm.h | 48 #define DFSDM_CHCFGR1_SITP(v) FIELD_PREP(DFSDM_CHCFGR1_SITP_MASK, v) argument 50 #define DFSDM_CHCFGR1_SPICKSEL(v) FIELD_PREP(DFSDM_CHCFGR1_SPICKSEL_MASK, v) argument 52 #define DFSDM_CHCFGR1_SCDEN(v) FIELD_PREP(DFSDM_CHCFGR1_SCDEN_MASK, v) argument 54 #define DFSDM_CHCFGR1_CKABEN(v) FIELD_PREP(DFSDM_CHCFGR1_CKABEN_MASK, v) argument 56 #define DFSDM_CHCFGR1_CHEN(v) FIELD_PREP(DFSDM_CHCFGR1_CHEN_MASK, v) argument 58 #define DFSDM_CHCFGR1_CHINSEL(v) FIELD_PREP(DFSDM_CHCFGR1_CHINSEL_MASK, v) argument 60 #define DFSDM_CHCFGR1_DATMPX(v) FIELD_PREP(DFSDM_CHCFGR1_DATMPX_MASK, v) argument 62 #define DFSDM_CHCFGR1_DATPACK(v) FIELD_PREP(DFSDM_CHCFGR1_DATPACK_MASK, v) argument 64 #define DFSDM_CHCFGR1_CKOUTDIV(v) FIELD_PREP(DFSDM_CHCFGR1_CKOUTDIV_MASK, v) argument 66 #define DFSDM_CHCFGR1_CKOUTSRC(v) FIELD_PREP(DFSDM_CHCFGR1_CKOUTSRC_MASK, v) argument [all …]
|
/Linux-v5.10/arch/x86/include/asm/ |
D | atomic64_64.h | 15 * @v: pointer of type atomic64_t 17 * Atomically reads the value of @v. 20 static inline s64 arch_atomic64_read(const atomic64_t *v) in arch_atomic64_read() argument 22 return __READ_ONCE((v)->counter); in arch_atomic64_read() 27 * @v: pointer to type atomic64_t 30 * Atomically sets the value of @v to @i. 32 static inline void arch_atomic64_set(atomic64_t *v, s64 i) in arch_atomic64_set() argument 34 __WRITE_ONCE(v->counter, i); in arch_atomic64_set() 40 * @v: pointer to type atomic64_t 42 * Atomically adds @i to @v. [all …]
|
D | atomic.h | 19 * @v: pointer of type atomic_t 21 * Atomically reads the value of @v. 23 static __always_inline int arch_atomic_read(const atomic_t *v) in arch_atomic_read() argument 29 return __READ_ONCE((v)->counter); in arch_atomic_read() 34 * @v: pointer of type atomic_t 37 * Atomically sets the value of @v to @i. 39 static __always_inline void arch_atomic_set(atomic_t *v, int i) in arch_atomic_set() argument 41 __WRITE_ONCE(v->counter, i); in arch_atomic_set() 47 * @v: pointer of type atomic_t 49 * Atomically adds @i to @v. [all …]
|
/Linux-v5.10/drivers/gpu/host1x/hw/ |
D | hw_host1x06_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 10; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0xff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
D | hw_host1x01_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 8; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0xff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
D | hw_host1x02_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 8; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0xff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
D | hw_host1x04_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 8; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0xff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
D | hw_host1x05_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 8; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0xff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
D | hw_host1x07_uclass.h | 15 * <x>_<y>_f(u32 v) : Returns a value based on 'v' which has been shifted 48 static inline u32 host1x_uclass_incr_syncpt_cond_f(u32 v) in host1x_uclass_incr_syncpt_cond_f() argument 50 return (v & 0xff) << 10; in host1x_uclass_incr_syncpt_cond_f() 52 #define HOST1X_UCLASS_INCR_SYNCPT_COND_F(v) \ argument 53 host1x_uclass_incr_syncpt_cond_f(v) 54 static inline u32 host1x_uclass_incr_syncpt_indx_f(u32 v) in host1x_uclass_incr_syncpt_indx_f() argument 56 return (v & 0xff) << 0; in host1x_uclass_incr_syncpt_indx_f() 58 #define HOST1X_UCLASS_INCR_SYNCPT_INDX_F(v) \ argument 59 host1x_uclass_incr_syncpt_indx_f(v) 66 static inline u32 host1x_uclass_wait_syncpt_indx_f(u32 v) in host1x_uclass_wait_syncpt_indx_f() argument [all …]
|
/Linux-v5.10/drivers/staging/media/hantro/ |
D | rk3399_vpu_hw_mpeg2_dec.c | 23 #define VDPU_REG_DEC_E(v) ((v) ? BIT(0) : 0) argument 25 #define VDPU_REG_DEC_ADV_PRE_DIS(v) ((v) ? BIT(11) : 0) argument 26 #define VDPU_REG_DEC_SCMD_DIS(v) ((v) ? BIT(10) : 0) argument 27 #define VDPU_REG_FILTERING_DIS(v) ((v) ? BIT(8) : 0) argument 28 #define VDPU_REG_DEC_LATENCY(v) (((v) << 1) & GENMASK(6, 1)) argument 30 #define VDPU_REG_INIT_QP(v) (((v) << 25) & GENMASK(30, 25)) argument 31 #define VDPU_REG_STREAM_LEN(v) (((v) << 0) & GENMASK(23, 0)) argument 33 #define VDPU_REG_APF_THRESHOLD(v) (((v) << 17) & GENMASK(30, 17)) argument 34 #define VDPU_REG_STARTMB_X(v) (((v) << 8) & GENMASK(16, 8)) argument 35 #define VDPU_REG_STARTMB_Y(v) (((v) << 0) & GENMASK(7, 0)) argument [all …]
|
D | hantro_g1_mpeg2_dec.c | 23 #define G1_REG_DEC_E(v) ((v) ? BIT(0) : 0) argument 25 #define G1_REG_DEC_AXI_RD_ID(v) (((v) << 24) & GENMASK(31, 24)) argument 26 #define G1_REG_DEC_TIMEOUT_E(v) ((v) ? BIT(23) : 0) argument 27 #define G1_REG_DEC_STRSWAP32_E(v) ((v) ? BIT(22) : 0) argument 28 #define G1_REG_DEC_STRENDIAN_E(v) ((v) ? BIT(21) : 0) argument 29 #define G1_REG_DEC_INSWAP32_E(v) ((v) ? BIT(20) : 0) argument 30 #define G1_REG_DEC_OUTSWAP32_E(v) ((v) ? BIT(19) : 0) argument 31 #define G1_REG_DEC_DATA_DISC_E(v) ((v) ? BIT(18) : 0) argument 32 #define G1_REG_DEC_LATENCY(v) (((v) << 11) & GENMASK(16, 11)) argument 33 #define G1_REG_DEC_CLK_GATE_E(v) ((v) ? BIT(10) : 0) argument [all …]
|
/Linux-v5.10/drivers/iommu/ |
D | msm_iommu_hw-8xxx.h | 20 #define SET_GLOBAL_REG_N(b, n, r, v) SET_GLOBAL_REG(b, ((r) + (n << 2)), (v)) argument 28 #define SET_GLOBAL_FIELD(b, r, F, v) \ argument 29 SET_FIELD(((b) + (r)), F##_MASK, F##_SHIFT, (v)) 30 #define SET_CONTEXT_FIELD(b, c, r, F, v) \ argument 31 SET_FIELD(((b) + (r) + ((c) << CTX_SHIFT)), F##_MASK, F##_SHIFT, (v)) 35 #define SET_FIELD(addr, mask, shift, v) \ argument 38 writel((t & ~((mask) << (shift))) + (((v) & (mask)) << (shift)), addr);\ 84 #define SET_M2VCBR_N(b, N, v) SET_GLOBAL_REG_N(M2VCBR_N, N, (b), (v)) argument 85 #define SET_CBACR_N(b, N, v) SET_GLOBAL_REG_N(CBACR_N, N, (b), (v)) argument 86 #define SET_TLBRSW(b, v) SET_GLOBAL_REG(TLBRSW, (b), (v)) argument [all …]
|