Home
last modified time | relevance | path

Searched full:tmu (Results 1 – 25 of 122) sorted by relevance

12345

/Linux-v5.10/Documentation/devicetree/bindings/thermal/
Dexynos-thermal.txt1 * Exynos Thermal Management Unit (TMU)
6 "samsung,exynos3250-tmu"
7 "samsung,exynos4412-tmu"
8 "samsung,exynos4210-tmu"
9 "samsung,exynos5250-tmu"
10 "samsung,exynos5260-tmu"
11 "samsung,exynos5420-tmu" for TMU channel 0, 1 on Exynos5420
12 "samsung,exynos5420-tmu-ext-triminfo" for TMU channels 2, 3 and 4
14 "samsung,exynos5433-tmu"
15 "samsung,exynos7-tmu"
[all …]
Dqoriq-thermal.yaml7 title: Thermal Monitoring Unit (TMU) on Freescale QorIQ SoCs
15 The version of the device is determined by the TMU IP Block Revision
22 - fsl,qoriq-tmu
23 - fsl,imx8mq-tmu
31 fsl,tmu-range:
38 fsl,tmu-calibration:
54 boolean, if present, the TMU registers are little endian. If absent,
68 - fsl,tmu-range
69 - fsl,tmu-calibration
76 tmu@f0000 {
[all …]
Dimx8mm-thermal.yaml13 i.MX8MM has TMU IP to allow temperature measurement, there are
23 - fsl,imx8mm-tmu
24 - fsl,imx8mp-tmu
26 - const: fsl,imx8mn-tmu
27 - const: fsl,imx8mm-tmu
56 compatible = "fsl,imx8mm-tmu";
/Linux-v5.10/drivers/thermal/
Dimx8mm_thermal.c20 #define TER 0x0 /* TMU enable */
22 #define TRITSR 0x20 /* TMU immediate temp */
63 struct imx8mm_tmu *tmu = sensor->priv; in imx8mm_tmu_get_temp() local
66 val = readl_relaxed(tmu->base + TRITSR) & TRITSR_TEMP0_VAL_MASK; in imx8mm_tmu_get_temp()
77 struct imx8mm_tmu *tmu = sensor->priv; in imx8mp_tmu_get_temp() local
81 val = readl_relaxed(tmu->base + TRITSR); in imx8mp_tmu_get_temp()
101 struct imx8mm_tmu *tmu = sensor->priv; in tmu_get_temp() local
103 return tmu->socdata->get_temp(data, temp); in tmu_get_temp()
110 static void imx8mm_tmu_enable(struct imx8mm_tmu *tmu, bool enable) in imx8mm_tmu_enable() argument
114 val = readl_relaxed(tmu->base + TER); in imx8mm_tmu_enable()
[all …]
Dqoriq_thermal.c55 #define REGS_V2_TMSAR(n) (0x304 + 16 * (n)) /* TMU monitoring
93 * For TMU Rev1: in tmu_get_temp()
101 * For TMU Rev2: in tmu_get_temp()
178 len = of_property_count_u32_elems(np, "fsl,tmu-range"); in qoriq_tmu_calibration()
184 val = of_property_read_u32_array(np, "fsl,tmu-range", range, len); in qoriq_tmu_calibration()
194 calibration = of_get_property(np, "fsl,tmu-calibration", &len); in qoriq_tmu_calibration()
322 qoriq_tmu_init_device(data); /* TMU initialization */ in qoriq_tmu_probe()
324 ret = qoriq_tmu_calibration(dev, data); /* TMU calibration */ in qoriq_tmu_probe()
370 { .compatible = "fsl,qoriq-tmu", },
371 { .compatible = "fsl,imx8mq-tmu", },
/Linux-v5.10/drivers/clocksource/
Dsh_tmu.c3 * SuperH Timer Support - TMU
39 struct sh_tmu_device *tmu; member
89 switch (ch->tmu->model) { in sh_tmu_read()
91 return ioread8(ch->tmu->mapbase + 2); in sh_tmu_read()
93 return ioread8(ch->tmu->mapbase + 4); in sh_tmu_read()
111 switch (ch->tmu->model) { in sh_tmu_write()
113 return iowrite8(value, ch->tmu->mapbase + 2); in sh_tmu_write()
115 return iowrite8(value, ch->tmu->mapbase + 4); in sh_tmu_write()
132 raw_spin_lock_irqsave(&ch->tmu->lock, flags); in sh_tmu_start_stop_ch()
141 raw_spin_unlock_irqrestore(&ch->tmu->lock, flags); in sh_tmu_start_stop_ch()
[all …]
/Linux-v5.10/Documentation/devicetree/bindings/timer/
Drenesas,tmu.txt1 * Renesas R-Mobile/R-Car Timer Unit (TMU)
3 The TMU is a 32-bit timer/counter with configurable clock inputs and
7 are independent. The TMU hardware supports up to three channels.
12 - "renesas,tmu-r8a7740" for the r8a7740 TMU
13 - "renesas,tmu-r8a774a1" for the r8a774A1 TMU
14 - "renesas,tmu-r8a774b1" for the r8a774B1 TMU
15 - "renesas,tmu-r8a774c0" for the r8a774C0 TMU
16 - "renesas,tmu-r8a7778" for the r8a7778 TMU
17 - "renesas,tmu-r8a7779" for the r8a7779 TMU
18 - "renesas,tmu-r8a77970" for the r8a77970 TMU
[all …]
/Linux-v5.10/drivers/thunderbolt/
Dtmu.c3 * Thunderbolt Time Management Unit (TMU) support
18 switch (sw->tmu.rate) { in tb_switch_tmu_mode_name()
26 if (sw->tmu.unidirectional) in tb_switch_tmu_mode_name()
46 sw->tmu.cap + TMU_RTR_CS_0, 1); in tb_switch_tmu_ucap_supported()
59 sw->tmu.cap + TMU_RTR_CS_3, 1); in tb_switch_tmu_rate_read()
73 sw->tmu.cap + TMU_RTR_CS_3, 1); in tb_switch_tmu_rate_write()
81 sw->tmu.cap + TMU_RTR_CS_3, 1); in tb_switch_tmu_rate_write()
106 if (!port->sw->tmu.has_ucap) in tb_port_tmu_set_unidirectional()
137 sw->tmu.cap + TMU_RTR_CS_0, 1); in tb_switch_tmu_set_time_disruption()
147 sw->tmu.cap + TMU_RTR_CS_0, 1); in tb_switch_tmu_set_time_disruption()
[all …]
Dtb.h65 * enum tb_switch_tmu_rate - TMU refresh rate
81 * struct tb_switch_tmu - Structure holding switch TMU configuration
82 * @cap: Offset to the TMU capability (%0 if not found)
84 * @rate: TMU refresh rate related to upstream switch. In case of root
86 * @unidirectional: Is the TMU in uni-directional or bi-directional mode
105 * @tmu: The switch TMU configuration
147 struct tb_switch_tmu tmu; member
187 * @cap_tmu: Offset of the adapter specific TMU capability (%0 if not present)
836 return sw->tmu.rate == TB_SWITCH_TMU_RATE_HIFI && in tb_switch_tmu_is_enabled()
837 !sw->tmu.unidirectional; in tb_switch_tmu_is_enabled()
/Linux-v5.10/Documentation/driver-api/thermal/
Dexynos_thermal.rst14 TMU controller Description:
46 TMU(Thermal Management Unit) in Exynos4/5 generates interrupt
64 TMU driver description:
74 TMU configuration data -----> TMU Driver <----> Exynos Core thermal wrapper
78 a) TMU configuration data:
79 This consist of TMU register offsets/bitfields
82 are used to configure the TMU.
83 b) TMU driver:
84 This component initialises the TMU controller and sets different
Dexynos_thermal_emulation.rst14 TMU's operation. User can set temperature manually with software code
15 and TMU will read current temperature from user value not from sensor's
/Linux-v5.10/drivers/platform/x86/
Dintel_bxtwc_tmu.c3 * Intel BXT Whiskey Cove PMIC TMU driver
7 * This driver adds TMU (Time Management Unit) support for Intel BXT platform.
8 * It enables the alarm wake-up functionality in the TMU unit of Whiskey Cove
38 /* Read TMU interrupt reg */ in bxt_wcove_tmu_irq_handler()
41 /* clear TMU irq */ in bxt_wcove_tmu_irq_handler()
84 /* Unmask TMU second level Wake & System alarm */ in bxt_wcove_tmu_probe()
97 /* Mask TMU interrupts */ in bxt_wcove_tmu_remove()
147 MODULE_DESCRIPTION("BXT Whiskey Cove TMU Driver");
/Linux-v5.10/drivers/thermal/samsung/
Dexynos_tmu.c3 * exynos_tmu.c - Samsung Exynos TMU (Thermal Management Unit)
140 * struct exynos_tmu_data : A structure to hold the private data of the TMU
142 * @id: identifier of the one instance of the TMU controller.
143 * @base: base address of the single instance of the TMU controller.
144 * @base_second: base address of the common registers of the TMU controller.
145 * @irq: irq number of the TMU controller.
151 * @sclk: pointer to the clock structure for accessing the tmu special clk.
163 * @regulator: pointer to the TMU regulator structure.
167 * @enabled: current status of TMU device
170 * @tmu_initialize: SoC specific TMU initialization method
[all …]
DKconfig7 If you say yes here you get support for the TMU (Thermal Management
9 the TMU, reports temperature and handles cooling action if defined.
10 This driver uses the Exynos core thermal APIs and TMU configuration
/Linux-v5.10/drivers/gpu/drm/vc4/
Dvc4_validate_shaders.c31 * (reading it as a texture, uniform data, or direct-addressed TMU
157 int tmu) in record_texture_sample() argument
170 &validation_state->tmu_setup[tmu], in record_texture_sample()
177 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample()
193 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local
195 bool is_direct = submit && validation_state->tmu_write_count[tmu] == 0; in check_tmu_write()
203 DRM_DEBUG("direct TMU read used small immediate\n"); in check_tmu_write()
212 DRM_DEBUG("direct TMU load wasn't an add\n"); in check_tmu_write()
223 DRM_DEBUG("direct TMU load wasn't clamped\n"); in check_tmu_write()
229 DRM_DEBUG("direct TMU load wasn't clamped\n"); in check_tmu_write()
[all …]
/Linux-v5.10/arch/sh/kernel/cpu/
Dclock-cpg.c60 clk_add_alias("fck", "sh-tmu-sh3.0", "peripheral_clk", NULL); in cpg_clk_init()
61 clk_add_alias("fck", "sh-tmu.0", "peripheral_clk", NULL); in cpg_clk_init()
62 clk_add_alias("fck", "sh-tmu.1", "peripheral_clk", NULL); in cpg_clk_init()
63 clk_add_alias("fck", "sh-tmu.2", "peripheral_clk", NULL); in cpg_clk_init()
/Linux-v5.10/arch/arm/boot/dts/
Dexynos5410.dtsi90 tmu_cpu0: tmu@10060000 {
91 compatible = "samsung,exynos5420-tmu";
99 tmu_cpu1: tmu@10064000 {
100 compatible = "samsung,exynos5420-tmu";
108 tmu_cpu2: tmu@10068000 {
109 compatible = "samsung,exynos5420-tmu";
117 tmu_cpu3: tmu@1006c000 {
118 compatible = "samsung,exynos5420-tmu";
/Linux-v5.10/arch/arm64/boot/dts/freescale/
Dfsl-ls208xa.dtsi85 thermal-sensors = <&tmu 1>;
99 thermal-sensors = <&tmu 2>;
113 thermal-sensors = <&tmu 3>;
127 thermal-sensors = <&tmu 4>;
156 thermal-sensors = <&tmu 5>;
185 thermal-sensors = <&tmu 6>;
214 thermal-sensors = <&tmu 7>;
280 tmu: tmu@1f80000 { label
281 compatible = "fsl,qoriq-tmu";
284 fsl,tmu-range = <0xb0000 0x9002a 0x6004c 0x30062>;
[all …]
Dfsl-ls1046a.dtsi124 thermal-sensors = <&tmu 0>;
144 thermal-sensors = <&tmu 1>;
164 thermal-sensors = <&tmu 2>;
184 thermal-sensors = <&tmu 3>;
215 thermal-sensors = <&tmu 4>;
399 tmu: tmu@1f00000 { label
400 compatible = "fsl,qoriq-tmu";
403 fsl,tmu-range = <0xb0000 0x9002a 0x6004c 0x30062>;
404 fsl,tmu-calibration =
Dfsl-ls1043a.dtsi156 thermal-sensors = <&tmu 0>;
176 thermal-sensors = <&tmu 1>;
196 thermal-sensors = <&tmu 2>;
216 thermal-sensors = <&tmu 3>;
247 thermal-sensors = <&tmu 4>;
402 tmu: tmu@1f00000 { label
403 compatible = "fsl,qoriq-tmu";
406 fsl,tmu-range = <0xb0000 0x9002a 0x6004c 0x30062>;
407 fsl,tmu-calibration = <0x00000000 0x00000026
Dfsl-ls1012a.dtsi109 thermal-sensors = <&tmu 0>;
290 tmu: tmu@1f00000 { label
291 compatible = "fsl,qoriq-tmu";
294 fsl,tmu-range = <0xb0000 0x9002a 0x6004c 0x30062>;
295 fsl,tmu-calibration = <0x00000000 0x00000026
/Linux-v5.10/arch/sh/kernel/cpu/sh4a/
Dclock-sh7786.c155 CLKDEV_ICK_ID("fck", "sh-tmu.0", &mstp_clks[MSTP008]),
156 CLKDEV_ICK_ID("fck", "sh-tmu.1", &mstp_clks[MSTP009]),
157 CLKDEV_ICK_ID("fck", "sh-tmu.2", &mstp_clks[MSTP010]),
158 CLKDEV_ICK_ID("fck", "sh-tmu.3", &mstp_clks[MSTP011]),
Dsetup-sh7770.c228 .name = "sh-tmu",
249 .name = "sh-tmu",
270 .name = "sh-tmu",
354 TMU, DMAC, I2S, SRC, GFX3D, SPI, SCIF, BBDMAC, enumerator
407 INTC_GROUP(TMU, TMU0, TMU1, TMU2, TMU2_TICPI, TMU3, TMU4, TMU5,
425 DMAC, I2C, HUDI, SPDIF, IPI, HAC, TMU, GPIO } },
Dclock-sh7734.c91 MSTP016, MSTP015, MSTP014, /* TMU / TIMER */
201 CLKDEV_ICK_ID("fck", "sh-tmu.0", &mstp_clks[MSTP016]),
202 CLKDEV_ICK_ID("fck", "sh-tmu.1", &mstp_clks[MSTP015]),
203 CLKDEV_ICK_ID("fck", "sh-tmu.2", &mstp_clks[MSTP014]),
/Linux-v5.10/arch/powerpc/boot/dts/fsl/
Dt1023si-post.dtsi365 tmu: tmu@f0000 { label
366 compatible = "fsl,qoriq-tmu";
369 fsl,tmu-range = <0xb0000 0xa0026 0x80048 0x30061>;
370 fsl,tmu-calibration = <0x00000000 0x0000000f
417 thermal-sensors = <&tmu 0>;

12345