| /Linux-v6.1/Documentation/devicetree/bindings/net/ |
| D | mediatek-dwmac.yaml | 54 - description: RMII reference clock provided by MAC
81 For MT2712 RMII/MII interface, Allowed value need to be a multiple of 550,
83 For MT8188/MT8195 RGMII/RMII/MII interface, Allowed value need to be a multiple of 290,
91 For MT2712 RMII/MII interface, Allowed value need to be a multiple of 550,
93 For MT8188/MT8195 RGMII/RMII/MII interface, Allowed value need to be a multiple
96 mediatek,rmii-rxc:
99 If present, indicates that the RMII reference clock, which is from external
102 mediatek,rmii-clk-from-mac:
105 If present, indicates that MAC provides the RMII reference clock, which
114 which is from external PHYs in RMII case, and it rarely happen.
[all …]
|
| D | micrel.txt | 23 - micrel,rmii-reference-clock-select-25-mhz: RMII Reference Clock Select
26 Setting the RMII Reference Clock Select bit enables 25 MHz rather
31 Specifically, a clock reference ("rmii-ref" below) is always needed to
37 - KSZ8021, KSZ8031, KSZ8081, KSZ8091: "rmii-ref": The RMII reference
|
| D | nxp,tja11xx.yaml | 34 nxp,rmii-refclk-in:
38 in RMII mode. This clock signal is provided by the PHY and is
45 interface reference clock input when RMII mode enabled.
47 reference clock output when RMII mode enabled.
63 nxp,rmii-refclk-in;
|
| D | ftgmac100.txt | 20 absent, "rgmii" is assumed. Supported values are "rgmii*" and "rmii" for
23 rmii (100bT) but kept as a separate property in case NC-SI grows support
29 IP clock, and optionally an RMII RCLK gate for the AST2500/AST2600. The
34 - "RCLK": Clock gate for the RMII RCLK
|
| D | actions,owl-emac.yaml | 14 It provides the RMII and SMII interfaces and is compliant with the
44 - const: rmii
81 clock-names = "eth", "rmii";
83 phy-mode = "rmii";
|
| D | cpsw-phy-sel.txt | 13 -rmii-clock-ext : If present, the driver will configure the RMII
29 rmii-clock-ext;
|
| D | mediatek,star-emac.yaml | 51 mediatek,rmii-rxc:
54 If present, indicates that the RMII reference clock, which is from external
97 phy-mode = "rmii";
|
| D | lpc-eth.txt | 10 absent, "rmii" is assumed.
26 phy-mode = "rmii";
|
| D | davinci_emac.txt | 23 - ti,davinci-rmii-en: 1 byte, 1 means use RMII
|
| D | adi,adin.yaml | 35 When operating in RMII mode, this option configures the FIFO depth.
77 phy-mode = "rmii";
|
| /Linux-v6.1/drivers/net/ethernet/stmicro/stmmac/ |
| D | dwmac-mediatek.c | 150 /* 550ps per stage for MII/RMII */ in mt2712_delay_ps2stage()
175 /* 550ps per stage for MII/RMII */ in mt2712_delay_stage2ps()
212 /* case 1: mac provides the rmii reference clock, in mt2712_set_delay()
225 /* case 2: the rmii reference clock is from external phy, in mt2712_set_delay()
232 /* the rmii reference clock from outside is connected in mt2712_set_delay()
240 /* the rmii reference clock from outside is connected in mt2712_set_delay()
363 /* case 1: mac provides the rmii reference clock, in mt8195_set_delay()
382 /* case 2: the rmii reference clock is from external phy, in mt8195_set_delay()
389 /* the rmii reference clock from outside is connected in mt8195_set_delay()
400 /* the rmii reference clock from outside is connected in mt8195_set_delay()
[all …]
|
| /Linux-v6.1/arch/powerpc/boot/dts/ |
| D | kmeter1.dts | 346 /* Piggy2 (UCC4, MDIO 0x00, RMII) */
358 phy-connection-type = "rmii";
362 /* Eth-1 (UCC5, MDIO 0x08, RMII) */
374 phy-connection-type = "rmii";
378 /* Eth-2 (UCC6, MDIO 0x09, RMII) */
390 phy-connection-type = "rmii";
394 /* Eth-3 (UCC7, MDIO 0x0a, RMII) */
406 phy-connection-type = "rmii";
410 /* Eth-4 (UCC8, MDIO 0x0b, RMII) */
422 phy-connection-type = "rmii";
[all …]
|
| /Linux-v6.1/drivers/pinctrl/qcom/ |
| D | pinctrl-ipq4019.c | 517 FUNCTION(rmii),
595 PINGROUP(36, rmii, led2, led0, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
597 PINGROUP(37, rmii, wifi0, wifi1, led1, NA, NA, NA, NA, NA, NA, NA, NA,
599 PINGROUP(38, rmii, led2, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
601 PINGROUP(39, rmii, pcie, led3, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
603 PINGROUP(40, rmii, wifi0, wifi1, smart2, led4, NA, NA, NA, NA, NA, NA,
605 PINGROUP(41, rmii, wifi0, wifi1, smart2, NA, NA, NA, NA, NA, NA, NA,
607 PINGROUP(42, rmii, wifi0, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
609 PINGROUP(43, rmii, wifi1, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA, NA,
611 PINGROUP(44, rmii, blsp_spi1, smart0, led5, NA, NA, NA, NA, NA, NA, NA,
[all …]
|
| /Linux-v6.1/arch/arm/boot/dts/ |
| D | imx6ul-kontron-sl-common.dtsi | 37 phy-mode = "rmii";
49 clock-names = "rmii-ref";
55 phy-mode = "rmii";
|
| D | at91sam9x25ek.dts | 22 phy-mode = "rmii";
27 phy-mode = "rmii";
|
| D | imx53-kp-hsc.dts | 18 fixed-link { /* RMII fixed link to LAN9303 */
35 port@0 { /* RMII fixed link to master */
|
| D | am335x-icev2.dts | 204 /* Slave 1, RMII mode */
213 /* Slave 2, RMII mode */
471 /* ETH1 mux: Low for MII-PRU, high for RMII-CPSW */
479 phy-mode = "rmii";
485 phy-mode = "rmii";
|
| D | stm32mp151a-prtt1c.dts | 266 phy-mode = "rmii";
273 phy-mode = "rmii";
280 phy-mode = "rmii";
295 phy-mode = "rmii";
|
| D | vf610-bk4.dts | 161 phy-mode = "rmii";
174 clock-names = "rmii-ref";
180 phy-mode = "rmii";
193 clock-names = "rmii-ref";
|
| /Linux-v6.1/arch/arm/mach-davinci/ |
| D | Kconfig | 142 bool "RMII Ethernet PHY"
144 Say Y if you want to use the RMII PHY on the DA850/OMAP-L138/AM18x
148 not be functional if RMII mode is selected.
|
| /Linux-v6.1/drivers/net/ethernet/arc/ |
| D | emac_rockchip.c | 120 /* RK3036/RK3066/RK3188 SoCs only support RMII */ in emac_rockchip_probe()
183 /* Set RMII mode */ in emac_rockchip_probe()
194 /* RMII interface needs always a rate of 50MHz */ in emac_rockchip_probe()
217 /* RMII TX/RX needs always a rate of 25MHz */ in emac_rockchip_probe()
|
| /Linux-v6.1/Documentation/devicetree/bindings/phy/ |
| D | ti,phy-gmii-sel.yaml | 15 two 10/100/1000 Ethernet ports with selectable G/MII, RMII, and RGMII interfaces.
31 | | | RMII <------->
114 - RMII refclk mode
|
| /Linux-v6.1/Documentation/networking/dsa/ |
| D | sja1105.rst | 329 RMII PHY role and out-of-band signaling
332 In the RMII spec, the 50 MHz clock signals are either driven by the MAC or by
337 On the other hand, the SJA1105 is only binary configurable - when in the RMII
339 happening it must be put in RMII PHY role.
341 In the RMII spec, the PHY can transmit extra out-of-band signals via RXD[1:0].
344 mechanism defined by the RMII spec.
346 clock signal, inevitably an RMII PHY-to-PHY connection is created. The SJA1105
355 The take-away is that in RMII mode, the SJA1105 must be let to drive the
|
| /Linux-v6.1/Documentation/devicetree/bindings/net/dsa/ |
| D | lan9303.txt | 31 fixed-link { /* RMII fixed link to LAN9303 */
47 port@0 { /* RMII fixed link to master */
|
| /Linux-v6.1/arch/arm64/boot/dts/freescale/ |
| D | imx8ulp-evk.dts | 23 clock_ext_rmii: clock-ext-rmii {
67 phy-mode = "rmii";
|
