Home
last modified time | relevance | path

Searched full:rgmii (Results 1 – 25 of 716) sorted by relevance

12345678910>>...29

/Linux-v5.15/Documentation/devicetree/bindings/net/
Dadi,adin.yaml21 RGMII RX Clock Delay used only when PHY operates in RGMII mode with
22 internal delay (phy-mode is 'rgmii-id' or 'rgmii-rxid') in pico-seconds.
28 RGMII TX Clock Delay used only when PHY operates in RGMII mode with
29 internal delay (phy-mode is 'rgmii-id' or 'rgmii-txid') in pico-seconds.
47 phy-mode = "rgmii-id";
Dibm,emac.txt5 special McMAL DMA controller, and sometimes an RGMII or ZMII
45 Supported values are: "mii", "rmii", "smii", "rgmii",
47 For Axon on CAB, it is "rgmii"
55 - rgmii-device : 1 cell, required iff connected to an RGMII. phandle
56 of the RGMII device node.
57 For Axon: phandle of plb5/plb4/opb/rgmii
58 - rgmii-channel : 1 cell, required iff connected to an RGMII. Which
59 RGMII channel is used by this EMAC.
143 phy-mode = "rgmii";
146 rgmii-device = <&RGMII0>;
[all …]
Dethernet-controller.yaml74 - rgmii
76 # RGMII with internal RX and TX delays provided by the PHY,
78 - rgmii-id
80 # RGMII with internal RX delay provided by the PHY, the MAC
82 - rgmii-rxid
84 # RGMII with internal TX delay provided by the PHY, the MAC
86 - rgmii-txid
129 RGMII Receive Clock Delay defined in pico seconds.
146 RGMII Transmit Clock Delay defined in pico seconds.
Dqcom,ethqos.txt14 - reg-names: Should contain register names "stmmaceth", "rgmii"
19 "ptp_ref", "rgmii"
34 reg-names = "stmmaceth", "rgmii";
35 clock-names = "stmmaceth", "pclk", "ptp_ref", "rgmii";
52 phy-mode = "rgmii";
Dxilinx_gmii2rgmii.txt5 Independent Interface (RGMII) core provides the RGMII between RGMII-compliant
18 - compatible : Should be "xlnx,gmii-to-rgmii-1.0"
31 compatible = "xlnx,gmii-to-rgmii-1.0";
Dmediatek-dwmac.txt25 It should be defined for RGMII/MII interface.
28 It should be defined for RGMII/MII interface.
30 Both delay properties need to be a multiple of 170 for RGMII interface,
42 1. tx clock will be inversed in MII/RGMII case,
48 1. rx clock will be inversed in MII/RGMII case.
62 phy-mode ="rgmii-rxid";
Damlogic,meson-dwmac.yaml63 The internal RGMII TX clock delay (provided by this driver) in
65 When phy-mode is set to "rgmii" then the TX delay should be
67 used. When the phy-mode is set to either "rgmii-id" or "rgmii-txid"
81 The internal RGMII RX clock delay in nanoseconds. Deprecated, use
175 phy-mode = "rgmii";
Dti,dp83867.yaml25 Media Independent Interface (GMII) or Reduced GMII (RGMII).
69 RGMII Receive Clock Delay - see dt-bindings/net/ti-dp83867.h
76 RGMII Transmit Clock Delay - see dt-bindings/net/ti-dp83867.h
83 PHY_INTERFACE_MODE_RGMII, by default, does not behave as RGMII with no
85 should use "rgmii-id" if internal delays are desired as this may be
86 changed in future to cause "rgmii" mode to disable delays.
/Linux-v5.15/drivers/net/ethernet/ibm/emac/
Drgmii.h3 * drivers/net/ethernet/ibm/emac/rgmii.h
5 * Driver for PowerPC 4xx on-chip ethernet controller, RGMII bridge support.
25 /* RGMII bridge type */
29 /* RGMII bridge */
35 /* RGMII device */
39 /* RGMII bridge flags */
46 /* number of EMACs using this RGMII bridge */
Drgmii.c3 * drivers/net/ethernet/ibm/emac/rgmii.c
5 * Driver for PowerPC 4xx on-chip ethernet controller, RGMII bridge support.
28 // XXX FIXME: Axon seems to support a subset of the RGMII, we
47 /* RGMII bridge supports only GMII/TBI and RGMII/RTBI PHYs */
85 /* Check if we need to attach to a RGMII */ in rgmii_attach()
207 * rgmii ? if yes, then we'll add a cell_index in rgmii_dump_regs()
244 /* Check for RGMII flags */ in rgmii_probe()
249 if (of_device_is_compatible(ofdev->dev.of_node, "ibm,rgmii-axon")) in rgmii_probe()
259 "RGMII %pOF initialized with%s MDIO support\n", in rgmii_probe()
289 .compatible = "ibm,rgmii",
[all …]
/Linux-v5.15/arch/powerpc/boot/dts/
Deiger.dts278 RGMII0: emac-rgmii@ef600900 {
279 compatible = "ibm,rgmii-460sx", "ibm,rgmii";
284 RGMII1: emac-rgmii@ef600920 {
285 compatible = "ibm,rgmii-460sx", "ibm,rgmii";
320 phy-mode = "rgmii";
322 rgmii-device = <&RGMII0>;
323 rgmii-channel = <0>;
350 phy-mode = "rgmii";
352 rgmii-device = <&RGMII0>;
353 rgmii-channel = <1>;
[all …]
Dklondike.dts131 RGMII0: emac-rgmii@400a2000 {
132 compatible = "ibm,rgmii";
164 phy-mode = "rgmii";
168 rgmii-device = <&RGMII0>;
169 rgmii-channel = <0>;
194 phy-mode = "rgmii";
198 rgmii-device = <&RGMII0>;
199 rgmii-channel = <1>;
Dglacier.dts315 RGMII0: emac-rgmii@ef601500 {
316 compatible = "ibm,rgmii-460gt", "ibm,rgmii";
321 RGMII1: emac-rgmii@ef601600 {
322 compatible = "ibm,rgmii-460gt", "ibm,rgmii";
357 phy-mode = "rgmii";
359 rgmii-device = <&RGMII0>;
360 rgmii-channel = <0>;
387 phy-mode = "rgmii";
389 rgmii-device = <&RGMII0>;
390 rgmii-channel = <1>;
[all …]
Dobs600.dts238 RGMII0: emac-rgmii@ef600b00 {
239 compatible = "ibm,rgmii-405ex", "ibm,rgmii";
266 phy-mode = "rgmii";
268 rgmii-device = <&RGMII0>;
269 rgmii-channel = <0>;
296 phy-mode = "rgmii";
298 rgmii-device = <&RGMII0>;
299 rgmii-channel = <1>;
Drainier.dts252 RGMII0: emac-rgmii@ef601000 {
253 compatible = "ibm,rgmii-440grx", "ibm,rgmii";
277 phy-mode = "rgmii";
281 rgmii-device = <&RGMII0>;
282 rgmii-channel = <0>;
306 phy-mode = "rgmii";
310 rgmii-device = <&RGMII0>;
311 rgmii-channel = <1>;
/Linux-v5.15/Documentation/devicetree/bindings/net/dsa/
Dmt7530.txt39 must be either "trgmii" or "rgmii"
54 In the case of a build-in MT7530 switch, port 5 shares the RGMII bus with 2nd
58 and RGMII delay.
68 2. swapped: RGMII TX, RX are swapped; external phy interface with the switch as
76 * mt7621: phy-mode = "rgmii-txid";
77 * mt7623: phy-mode = "rgmii";
157 phy-mode = "rgmii";
169 phy-mode = "rgmii-txid";
228 phy-mode = "rgmii";
247 phy-mode = "rgmii";
[all …]
Dnxp,sja1105.yaml99 phy-mode = "rgmii-id";
105 phy-mode = "rgmii-id";
111 phy-mode = "rgmii-id";
116 phy-mode = "rgmii-id";
122 phy-mode = "rgmii";
/Linux-v5.15/drivers/net/ethernet/apm/xgene-v2/
Dmac.c21 u32 intf_ctrl, rgmii; in xge_mac_set_speed() local
26 rgmii = xge_rd_csr(pdata, RGMII_REG_0); in xge_mac_set_speed()
37 SET_REG_BIT(&rgmii, CFG_SPEED_125, 0); in xge_mac_set_speed()
44 SET_REG_BIT(&rgmii, CFG_SPEED_125, 0); in xge_mac_set_speed()
51 SET_REG_BIT(&rgmii, CFG_SPEED_125, 1); in xge_mac_set_speed()
60 xge_wr_csr(pdata, RGMII_REG_0, rgmii); in xge_mac_set_speed()
/Linux-v5.15/drivers/net/ethernet/stmicro/stmmac/
Ddwmac-meson8b.c36 * cycle of the 125MHz RGMII TX clock):
74 * Each step is 200ps. These bits are used with external RGMII PHYs
75 * because RGMII RX only has the small window. cfg_rxclk_dly can
220 /* enable RGMII mode */ in meson8b_set_phy_mode()
226 /* disable RGMII mode -> enables RMII mode */ in meson8b_set_phy_mode()
246 /* enable RGMII mode */ in meson_axg_set_phy_mode()
252 /* disable RGMII mode -> enables RMII mode */ in meson_axg_set_phy_mode()
353 /* only relevant for RMII mode -> disable in RGMII mode */ in meson8b_init_prg_eth()
357 /* Configure the 125MHz RGMII TX clock, the IP block changes in meson8b_init_prg_eth()
365 "failed to set RGMII TX clock\n"); in meson8b_init_prg_eth()
[all …]
/Linux-v5.15/arch/mips/include/asm/octeon/
Dcvmx-helper-rgmii.h31 * Functions for RGMII/GMII/MII initialization, configuration,
39 * Probe RGMII ports and determine the number present
43 * Returns Number of RGMII/GMII/MII ports (0-4).
49 * Put an RGMII interface in loopback mode. Internal packets sent
59 * to get RGMII to function on the supplied interface.
Dcvmx-wqe.h330 * - 2 = jabber error: the RGMII packet was too large
332 * - 3 = overrun error: the RGMII packet is longer
334 * - 4 = oversize error: the RGMII packet is longer
336 * - 5 = alignment error: the RGMII packet is not an
339 * - 6 = fragment error: the RGMII packet is shorter
341 * - 7 = GMX FCS error: the RGMII packet had an FCS
343 * - 8 = undersize error: the RGMII packet is shorter
345 * - 9 = extend error: the RGMII packet had an extend
347 * - 10 = length mismatch error: the RGMII packet had
350 * - 11 = RGMII RX error/SPI4 DIP4 Error: the RGMII
[all …]
/Linux-v5.15/arch/arm/boot/dts/
Dls1021a-tsn.dts61 phy-mode = "rgmii-id";
69 phy-mode = "rgmii-id";
77 phy-mode = "rgmii-id";
85 phy-mode = "rgmii-id";
92 phy-mode = "rgmii";
118 /* RGMII delays added via PCB traces */
120 phy-mode = "rgmii";
/Linux-v5.15/Documentation/ABI/testing/
Dsysfs-class-net-phydev42 rmii, rgmii, rgmii-id, rgmii-rxid, rgmii-txid, rtbi, smii
/Linux-v5.15/arch/mips/cavium-octeon/executive/
Dcvmx-helper-rgmii.c29 * Functions for RGMII/GMII/MII initialization, configuration,
46 * Probe RGMII ports and determine the number present
50 * Returns Number of RGMII/GMII/MII ports (0-4).
61 cvmx_dprintf("ERROR: RGMII initialize called in " in __cvmx_helper_rgmii_probe()
92 * Put an RGMII interface in loopback mode. Internal packets sent
153 * to get RGMII to function on the supplied interface.
177 /* Configure the ASX registers needed to use the RGMII ports */ in __cvmx_helper_rgmii_enable()
186 /* Configure the GMX registers needed to use the RGMII ports */ in __cvmx_helper_rgmii_enable()
197 * Configure more flexible RGMII preamble in __cvmx_helper_rgmii_enable()
408 * 0 1 X 0 Port 0 is RGMII in __cvmx_helper_rgmii_link_set()
[all …]
/Linux-v5.15/arch/arm64/boot/dts/xilinx/
Dzynqmp-zc1751-xm018-dc4.dts116 phy-mode = "rgmii-id";
134 phy-mode = "rgmii-id";
140 phy-mode = "rgmii-id";
146 phy-mode = "rgmii-id";

12345678910>>...29