Searched full:mx7 (Results 1 – 25 of 28) sorted by relevance
12
/Linux-v5.15/drivers/staging/media/imx/ |
D | TODO | 27 - i.MX7: all of the above, since it uses the imx media core 29 - i.MX7: use Frame Interval Monitor 31 - i.MX7: runtime testing with parallel sensor, links setup and streaming 33 - i.MX7: runtime testing with different formats, for the time only 10-bit bayer
|
D | Kconfig | 28 tristate "i.MX6UL/L / i.MX7 / i.MX8M Camera Sensor Interface driver" 32 i.MX6UL/L, i.MX7 or i.MX8M.
|
D | imx7-media-csi.c | 3 * V4L2 Capture CSI Subdev for Freescale i.MX6UL/L / i.MX7 SOC 1268 MODULE_DESCRIPTION("i.MX7 CSI subdev driver");
|
D | imx7-mipi-csis.c | 3 * Freescale i.MX7 SoC series MIPI-CSI V3.3 receiver driver 1492 MODULE_DESCRIPTION("i.MX7 & i.MX8 MIPI CSI-2 receiver driver");
|
/Linux-v5.15/arch/arm/mach-imx/ |
D | Kconfig | 225 bool "i.MX7 Dual support" 231 This enables support for Freescale i.MX7 Dual processor. 240 This enables support for Freescale i.MX7 Ultra Low Power processor.
|
D | mach-imx7d-cm4.c | 15 DT_MACHINE_START(IMX7D, "Freescale i.MX7 Dual Cortex-M4 (Device Tree)")
|
D | mach-imx7d.c | 82 DT_MACHINE_START(IMX7D, "Freescale i.MX7 Dual (Device Tree)")
|
/Linux-v5.15/Documentation/admin-guide/media/ |
D | imx7.rst | 3 i.MX7 Video Capture Driver 9 The i.MX7 contrary to the i.MX5/6 family does not contain an Image Processing 13 For image capture the i.MX7 has three units: 30 For additional information, please refer to the latest versions of the i.MX7
|
/Linux-v5.15/Documentation/devicetree/bindings/clock/ |
D | imx7d-clock.yaml | 7 title: Clock bindings for Freescale i.MX7 Dual 16 for the full list of i.MX7 Dual clock IDs.
|
/Linux-v5.15/Documentation/devicetree/bindings/reset/ |
D | fsl,imx7-src.yaml | 7 title: Freescale i.MX7 System Reset Controller 19 <dt-bindings/reset/imx7-reset.h> for i.MX7,
|
/Linux-v5.15/Documentation/devicetree/bindings/media/ |
D | nxp,imx7-mipi-csi2.yaml | 7 title: NXP i.MX7 and i.MX8 MIPI CSI-2 receiver 14 The NXP i.MX7 and i.MX8 families contain SoCs that include a MIPI CSI-2 16 compatible with some of the Exynos4 and S5P SoCs. i.MX7 SoCs use CSIS version
|
D | fsl-pxp.txt | 7 i.MX SoCs from i.MX23 to i.MX7.
|
D | nxp,imx7-csi.yaml | 7 title: i.MX7 and i.MX8 CSI bridge (CMOS Sensor Interface)
|
/Linux-v5.15/Documentation/devicetree/bindings/pinctrl/ |
D | fsl,imx7d-pinctrl.txt | 1 * Freescale i.MX7 Dual IOMUX Controller 35 the pad setting value like pull-up on this pin. Please refer to i.MX7 Dual
|
/Linux-v5.15/drivers/gpu/drm/mxsfb/ |
D | Kconfig | 19 i.MX28, i.MX6SX, i.MX7 and i.MX8M).
|
/Linux-v5.15/arch/arm/boot/dts/ |
D | imx7d-sdb-reva.dts | 10 model = "Freescale i.MX7 SabreSD RevA Board";
|
D | imx7s-warp.dts | 13 model = "Element14 Warp i.MX7 Board";
|
D | imx7d-nitrogen7.dts | 11 model = "Boundary Devices i.MX7 Nitrogen7 Board";
|
/Linux-v5.15/drivers/reset/ |
D | Kconfig | 77 tristate "i.MX7/8 Reset Driver" 83 This enables the reset controller driver for i.MX7 SoCs.
|
D | reset-imx7.c | 5 * i.MX7 System Reset Controller (SRC) driver 405 MODULE_DESCRIPTION("NXP i.MX7 reset driver");
|
/Linux-v5.15/drivers/nvmem/ |
D | imx-ocotp.c | 346 * In banked/i.MX7 mode the OTP register bank goes into waddr in imx_ocotp_write() 386 * Note: on i.MX7 there are four data fields to write for banked write in imx_ocotp_write() 392 /* Banked/i.MX7 mode */ in imx_ocotp_write() 618 MODULE_DESCRIPTION("i.MX6/i.MX7 OCOTP fuse box driver");
|
D | snvs_lpgpr.c | 155 MODULE_DESCRIPTION("Low Power General Purpose Register in i.MX6 and i.MX7 Secure Non-Volatile Stora…
|
D | Kconfig | 242 i.MX6 and i.MX7 SoCs in Secure Non-Volatile Storage (SNVS) of this chip.
|
/Linux-v5.15/Documentation/devicetree/bindings/arm/ |
D | fsl.yaml | 624 - element14,imx7s-warp # Element14 Warp i.MX7 Board 646 - fsl,imx7d-sdb # i.MX7 SabreSD Board 647 - fsl,imx7d-sdb-reva # i.MX7 SabreSD Rev-A Board 650 - novtech,imx7d-meerkat96 # i.MX7 Meerkat96 Board 677 Freescale i.MX7 system-on-chip. SBC-iMX7 is implemented with
|
/Linux-v5.15/drivers/pci/controller/dwc/ |
D | pci-imx6.c | 94 /* Parameters for the waiting for PCIe PHY PLL to lock on i.MX7 */ 804 * On i.MX7, DIRECT_SPEED_CHANGE behaves differently in imx6_pcie_start_link()
|
12