| /Linux-v5.10/drivers/media/platform/vsp1/ |
| D | vsp1_lut.c | 28 static inline void vsp1_lut_write(struct vsp1_lut *lut, in vsp1_lut_write() argument
40 static int lut_set_table(struct vsp1_lut *lut, struct v4l2_ctrl *ctrl) in lut_set_table() argument
45 dlb = vsp1_dl_body_get(lut->pool); in lut_set_table()
53 spin_lock_irq(&lut->lock); in lut_set_table()
54 swap(lut->lut, dlb); in lut_set_table()
55 spin_unlock_irq(&lut->lock); in lut_set_table()
63 struct vsp1_lut *lut = in lut_s_ctrl() local
68 lut_set_table(lut, ctrl); in lut_s_ctrl()
153 struct vsp1_lut *lut = to_lut(&entity->subdev); in lut_configure_stream() local
155 vsp1_lut_write(lut, dlb, VI6_LUT_CTRL, VI6_LUT_CTRL_EN); in lut_configure_stream()
[all …]
|
| /Linux-v5.10/drivers/gpu/drm/rcar-du/ |
| D | rcar_cmm.c | 27 * @lut: 1D-LUT state
28 * @lut.enabled: 1D-LUT enabled flag
32 } lut; member
46 * rcar_cmm_lut_write() - Scale the DRM LUT table entries to hardware precision
49 * @drm_lut: Pointer to the DRM LUT table
71 * disabling and programming of the 1-D LUT unit is supported.
78 * TODO: Add support for LUT double buffer operations to avoid updating the
79 * LUT table entries while a frame is being displayed.
86 /* Disable LUT if no table is provided. */ in rcar_cmm_setup()
87 if (!config->lut.table) { in rcar_cmm_setup()
[all …]
|
| D | rcar_cmm.h | 19 * @lut: 1D-LUT configuration
20 * @lut.table: 1D-LUT table entries. Disable LUT operations when NULL
25 } lut; member
|
| /Linux-v5.10/drivers/gpu/drm/amd/display/amdgpu_dm/ |
| D | amdgpu_dm_color.c | 36 * - Input gamma LUT (de-normalized)
38 * - Surface degamma LUT (normalized)
40 * - Surface regamma LUT (normalized)
49 * The input gamma LUT block isn't really applicable here since it operates
62 * respective property is set to NULL. A linear DGM/RGM LUT should also
85 /* Extracts the DRM lut and lut size from a blob. */
94 * Return true if the given lut is a linear mapping of values, i.e. it acts
95 * like a bypass LUT.
97 * It is considered linear if the lut represents:
101 static bool __is_lut_linear(const struct drm_color_lut *lut, uint32_t size) in __is_lut_linear() argument
[all …]
|
| /Linux-v5.10/drivers/gpu/drm/msm/disp/dpu1/ |
| D | dpu_hw_util.h | 84 * @ lut_flag: scaler LUT update flags
85 * 0x1 swap LUT bank
86 * 0x2 update 2D filter LUT
87 * 0x4 update y circular filter LUT
88 * 0x8 update uv circular filter LUT
89 * 0x10 update y separable filter LUT
90 * 0x20 update uv separable filter LUT
91 * @ dir_lut_idx: 2D filter LUT index
92 * @ y_rgb_cir_lut_idx: y circular filter LUT index
93 * @ uv_cir_lut_idx: uv circular filter LUT index
[all …]
|
| D | dpu_hw_catalog.c | 600 {.fl = 4, .lut = 0x357},
601 {.fl = 5, .lut = 0x3357},
602 {.fl = 6, .lut = 0x23357},
603 {.fl = 7, .lut = 0x223357},
604 {.fl = 8, .lut = 0x2223357},
605 {.fl = 9, .lut = 0x22223357},
606 {.fl = 10, .lut = 0x222223357},
607 {.fl = 11, .lut = 0x2222223357},
608 {.fl = 12, .lut = 0x22222223357},
609 {.fl = 13, .lut = 0x222222223357},
[all …]
|
| D | dpu_hw_catalog.h | 276 * enum dpu_qos_lut_usage - define QoS LUT use cases
286 * struct dpu_qos_lut_entry - define QoS LUT table entry
287 * @fl: fill level, or zero on last entry to indicate default lut
288 * @lut: lut to use if equal to or less than fill level
292 u64 lut; member
296 * struct dpu_qos_lut_tbl - define QoS LUT table
605 * struct dpu_reg_dma_cfg - information of lut dma blocks
664 * @safe_lut_tbl: LUT tables for safe signals
665 * @danger_lut_tbl: LUT tables for danger signals
666 * @qos_lut_tbl: LUT tables for QoS signals
|
| D | dpu_hw_util.c | 91 u32 *lut[QSEED3_FILTERS] = {NULL, NULL, NULL, NULL, NULL}; in _dpu_hw_setup_scaler3_lut() local
103 lut[0] = scaler3_cfg->dir_lut; in _dpu_hw_setup_scaler3_lut()
109 lut[1] = scaler3_cfg->cir_lut + in _dpu_hw_setup_scaler3_lut()
116 lut[2] = scaler3_cfg->cir_lut + in _dpu_hw_setup_scaler3_lut()
123 lut[3] = scaler3_cfg->sep_lut + in _dpu_hw_setup_scaler3_lut()
130 lut[4] = scaler3_cfg->sep_lut + in _dpu_hw_setup_scaler3_lut()
137 if (!lut[filter]) in _dpu_hw_setup_scaler3_lut()
147 (lut[filter])[lut_offset++]); in _dpu_hw_setup_scaler3_lut()
|
| /Linux-v5.10/include/drm/ |
| D | drm_color_mgmt.h | 33 * drm_color_lut_extract - clamp and round LUT entries
35 * @bit_precision: number of bits the hw LUT supports
37 * Extract a degamma/gamma LUT value provided by user (in the form of
66 * drm_color_lut_size - calculate the number of entries in the LUT
67 * @blob: blob containing the LUT
70 * The number of entries in the color LUT stored in @blob.
97 * enum drm_color_lut_tests - hw-specific LUT tests to perform
100 * determine which tests to apply to a userspace-provided LUT.
106 * Checks whether the entries of a LUT all have equal values for the
108 * accepts a single value per LUT entry and assumes that value applies
[all …]
|
| /Linux-v5.10/drivers/video/fbdev/ |
| D | macfb.c | 58 unsigned char lut; member
64 unsigned char lut; member
73 unsigned char lut; member
79 unsigned char lut; /* OFFSET: 0x10 */ member
101 unsigned char lut; member
106 unsigned char lut; /* TFBClutWDataReg, offset 0x90018 */ member
114 unsigned char lut; member
167 &dafb_cmap_regs->lut); in dafb_setpalette()
170 &dafb_cmap_regs->lut); in dafb_setpalette()
173 &dafb_cmap_regs->lut); in dafb_setpalette()
[all …]
|
| /Linux-v5.10/drivers/gpu/drm/nouveau/dispnv50/ |
| D | lut.c | 22 #include "lut.h"
32 nv50_lut_load(struct nv50_lut *lut, int buffer, struct drm_property_blob *blob, in nv50_lut_load() argument
36 void __iomem *mem = lut->mem[buffer].object.map.ptr; in nv50_lut_load()
37 const u32 addr = lut->mem[buffer].addr; in nv50_lut_load()
59 nv50_lut_fini(struct nv50_lut *lut) in nv50_lut_fini() argument
62 for (i = 0; i < ARRAY_SIZE(lut->mem); i++) in nv50_lut_fini()
63 nvif_mem_dtor(&lut->mem[i]); in nv50_lut_fini()
68 struct nv50_lut *lut) in nv50_lut_init() argument
72 for (i = 0; i < ARRAY_SIZE(lut->mem); i++) { in nv50_lut_init()
74 size * 8, &lut->mem[i]); in nv50_lut_init()
|
| /Linux-v5.10/drivers/gpu/drm/i915/display/ |
| D | intel_color.c | 113 static bool lut_is_legacy(const struct drm_property_blob *lut) in lut_is_legacy() argument
115 return drm_color_lut_size(lut) == LEGACY_LUT_LENGTH; in lut_is_legacy()
223 * FIXME if there's a gamma LUT after the CSC, we should in ilk_csc_limited_range()
224 * do the range compression using the gamma LUT instead. in ilk_csc_limited_range()
307 * On GLK+ both pipe CSC and degamma LUT are controlled in ilk_load_csc_matrix()
309 * LUT is needed but CSC is not we need to load an in ilk_load_csc_matrix()
390 /* convert hw value with given bit_precision to lut property val */
543 const struct drm_color_lut *lut; in i9xx_load_lut_8() local
550 lut = blob->data; in i9xx_load_lut_8()
554 i9xx_lut_8(&lut[i])); in i9xx_load_lut_8()
[all …]
|
| /Linux-v5.10/drivers/staging/media/atomisp/pci/isp/kernels/bnlm/ |
| D | ia_css_bnlm.host.c | 39 * lut : bnlm_lut struct containing encoded vmem parameters look-up table
40 * lut_thr : array containing threshold values for lut
45 bnlm_lut_encode(struct bnlm_lut *lut, const int32_t *lut_thr, in bnlm_lut_encode() argument
54 * Min size of the LUT is 2 entries. in bnlm_lut_encode()
56 * Max size of the LUT is 16 entries, so that the LUT can fit into a in bnlm_lut_encode()
59 * vector. If the LUT size is less than 16, then remaining elements are in bnlm_lut_encode()
71 lut->thr[0][i] = 0; in bnlm_lut_encode()
72 lut->val[0][i] = 0; in bnlm_lut_encode()
77 lut->thr[0][i] = lut_thr[i]; in bnlm_lut_encode()
78 lut->val[0][i] = lut_val[i]; in bnlm_lut_encode()
[all …]
|
| /Linux-v5.10/drivers/gpu/drm/ |
| D | drm_color_mgmt.c | 41 * Blob property to set the degamma lookup table (LUT) mapping pixel data
44 * Hardware might choose not to use the full precision of the LUT elements
45 * nor use all the elements of the LUT (for example the hardware might
46 * choose to interpolate between LUT[0] and LUT[4]).
56 * hardware). If drivers support multiple LUT sizes then they should
62 * pixel data after the lookup through the degamma LUT and before the
63 * lookup through the gamma LUT. The data is interpreted as a struct
72 * Blob property to set the gamma lookup table (LUT) mapping pixel data
75 * Hardware might choose not to use the full precision of the LUT elements
76 * nor use all the elements of the LUT (for example the hardware might
[all …]
|
| /Linux-v5.10/drivers/gpio/ |
| D | gpio-adp5520.c | 19 unsigned char lut[ADP5520_MAXGPIOS]; member
40 return !!(reg_val & dev->lut[off]); in adp5520_gpio_get_value()
50 adp5520_set_bits(dev->master, ADP5520_GPIO_OUT, dev->lut[off]); in adp5520_gpio_set_value()
52 adp5520_clr_bits(dev->master, ADP5520_GPIO_OUT, dev->lut[off]); in adp5520_gpio_set_value()
63 dev->lut[off]); in adp5520_gpio_direction_input()
77 dev->lut[off]); in adp5520_gpio_direction_output()
80 dev->lut[off]); in adp5520_gpio_direction_output()
83 dev->lut[off]); in adp5520_gpio_direction_output()
114 dev->lut[gpios++] = 1 << i; in adp5520_gpio_probe()
|
| /Linux-v5.10/drivers/net/ethernet/aquantia/atlantic/macsec/ |
| D | MSS_Ingress_registers.h | 50 * (IGPRCTLF) LUT
51 * 0x1 : Ingress Pre-Security Classification LUT (IGPRC)
52 * 0x2 : Ingress Packet Format (IGPFMT) SAKey LUT
53 * 0x3 : Ingress Packet Format (IGPFMT) SC/SA LUT
54 * 0x4 : Ingress Post-Security Classification LUT
57 * (IGPOCTLF) LUT
|
| D | MSS_Egress_registers.h | 51 /* 0x0 : Egress MAC Control FIlter (CTLF) LUT
52 * 0x1 : Egress Classification LUT
53 * 0x2 : Egress SC/SA LUT
|
| /Linux-v5.10/drivers/gpu/drm/amd/display/dc/core/ |
| D | dc_surface.c | 256 struct dc_3dlut *lut = container_of(kref, struct dc_3dlut, refcount); in dc_3dlut_func_free() local
258 kvfree(lut); in dc_3dlut_func_free()
263 struct dc_3dlut *lut = kvzalloc(sizeof(*lut), GFP_KERNEL); in dc_create_3dlut_func() local
265 if (lut == NULL) in dc_create_3dlut_func()
268 kref_init(&lut->refcount); in dc_create_3dlut_func()
269 lut->state.raw = 0; in dc_create_3dlut_func()
271 return lut; in dc_create_3dlut_func()
278 void dc_3dlut_func_release(struct dc_3dlut *lut) in dc_3dlut_func_release() argument
280 kref_put(&lut->refcount, dc_3dlut_func_free); in dc_3dlut_func_release()
283 void dc_3dlut_func_retain(struct dc_3dlut *lut) in dc_3dlut_func_retain() argument
[all …]
|
| /Linux-v5.10/drivers/power/supply/ |
| D | s3c_adc_battery.c | 148 const struct s3c_adc_bat_thresh *lut; in s3c_adc_bat_get_property() local
156 lut = bat->pdata->lut_noac; in s3c_adc_bat_get_property()
174 lut = bat->pdata->lut_acin; in s3c_adc_bat_get_property()
182 if (full_volt < calc_full_volt(lut->volt, lut->cur, in s3c_adc_bat_get_property()
189 lut_volt1 = calc_full_volt(lut[0].volt, lut[0].cur, in s3c_adc_bat_get_property()
191 lut_volt2 = calc_full_volt(lut[1].volt, lut[1].cur, in s3c_adc_bat_get_property()
194 new_level = (lut[1].level + in s3c_adc_bat_get_property()
195 (lut[0].level - lut[1].level) * in s3c_adc_bat_get_property()
200 new_level = lut[1].level * 1000; in s3c_adc_bat_get_property()
201 lut++; in s3c_adc_bat_get_property()
|
| /Linux-v5.10/drivers/staging/media/atomisp/pci/hive_isp_css_common/host/ |
| D | input_formatter_local.h | 41 * The switch LUT's coding defines a sink for each
46 * LUT[0,1] channel=0, format type {0,1,...31}
47 * LUT[2,3] channel=1, format type {0,1,...31}
48 * LUT[4,5] channel=2, format type {0,1,...31}
49 * LUT[6,7] channel=3, format type {0,1,...31}
58 * a channel to a sink. At that point the LUT's belonging to
|
| D | gdc.c | 69 * Input LUT format:
72 * Output LUT format (interleaved):
77 * to program gdc LUT registers. This makes it difficult to do piecemeal
81 * gdc LUT registers.
|
| /Linux-v5.10/drivers/gpu/drm/i915/gem/ |
| D | i915_gem_object.c | 110 struct i915_lut_handle *lut, *ln; in i915_gem_close_object() local
114 list_for_each_entry_safe(lut, ln, &obj->lut_list, obj_link) { in i915_gem_close_object()
115 struct i915_gem_context *ctx = lut->ctx; in i915_gem_close_object()
119 list_move(&lut->obj_link, &close); in i915_gem_close_object()
137 list_for_each_entry_safe(lut, ln, &close, obj_link) { in i915_gem_close_object()
138 struct i915_gem_context *ctx = lut->ctx; in i915_gem_close_object()
147 vma = radix_tree_delete(&ctx->handles_vma, lut->handle); in i915_gem_close_object()
155 i915_gem_context_put(lut->ctx); in i915_gem_close_object()
156 i915_lut_handle_free(lut); in i915_gem_close_object()
|
| /Linux-v5.10/drivers/staging/media/atomisp/pci/hive_isp_css_include/host/ |
| D | gdc_public.h | 29 - The LUT should not be partially written
30 - The LUT format is a quadri-phase interpolation
35 \return none, GDC[ID].lut[0...3][0...HRT_GDC_N-1] = data
|
| /Linux-v5.10/drivers/gpu/drm/arm/ |
| D | malidp_crtc.c | 127 struct drm_color_lut *lut = (struct drm_color_lut *)lut_blob->data; in malidp_generate_gamma_table() local
135 out_start = drm_color_lut_extract(lut[segments[i].start].green, in malidp_generate_gamma_table()
137 out_end = drm_color_lut_extract(lut[segments[i].end].green, 12); in malidp_generate_gamma_table()
145 * Check if there is a new gamma LUT and if it is of an acceptable size. Also,
152 struct drm_color_lut *lut; in malidp_crtc_atomic_check_gamma() local
170 lut = (struct drm_color_lut *)state->gamma_lut->data; in malidp_crtc_atomic_check_gamma()
172 if (!((lut[i].red == lut[i].green) && in malidp_crtc_atomic_check_gamma()
173 (lut[i].red == lut[i].blue))) in malidp_crtc_atomic_check_gamma()
183 * changing the gamma LUT doesn't depend on any external in malidp_crtc_atomic_check_gamma()
|
| /Linux-v5.10/drivers/gpu/drm/arm/display/komeda/ |
| D | komeda_color_mgmt.c | 95 struct drm_color_lut *lut; in drm_lut_to_coeffs() local
101 lut = lut_blob->data; in drm_lut_to_coeffs()
108 coeffs[num++] = drm_color_lut_extract(lut[in].red, in drm_lut_to_coeffs()
|
