Searched full:hs200 (Results 1 – 25 of 143) sorted by relevance
123456
| /Linux-v5.15/Documentation/devicetree/bindings/mmc/ |
| D | cdns,sdhci.yaml | 93 HS200, HS400 and HS400_ES.
100 Value of the delay introduced on the sdclk output for HS200, HS400 and
131 mmc-hs200-1_8v;
|
| D | mtk-sd.yaml | 97 mediatek,hs200-cmd-int-delay:
100 HS200 command internal delay setting.
172 mediatek,hs200-cmd-int-delay = <26>;
|
| D | sdhci-sprd.txt | 39 - sprd,phy-delay-mmc-hs200: Delay value for MMC HS200 timing.
|
| D | sdhci-am654.yaml | 110 ti,otap-del-sel-hs200:
111 description: Output tap delay for eMMC HS200 timing
217 ti,otap-del-sel-hs200 = <0x5>;
|
| D | mmc-controller.yaml | 198 mmc-hs200-1_2v:
201 eMMC HS200 mode (1.2V I/O) is supported.
203 mmc-hs200-1_8v:
206 eMMC HS200 mode (1.8V I/O) is supported.
|
| D | brcm,sdhci-brcmstb.txt | 38 mmc-hs200-1_8v;
|
| D | hi3798cv200-dw-mshc.txt | 37 mmc-hs200-1_8v;
|
| D | amlogic,meson-mx-sdhc.yaml | 18 It supports eMMC spec 4.4x/4.5x including HS200 (up to 100MHz clock).
|
| /Linux-v5.15/drivers/mmc/host/ |
| D | sdhci-acpi.c | 556 * read from the HS200 (SDR104) preset register. in amd_select_drive_strength()
572 * switching from HS400->DDR52->HS->HS200->HS400. So the driver mismatch in amd_select_drive_strength()
580 * card's timing to HS200 or HS400. The card will use the default driver in amd_select_drive_strength()
602 * HS->HS200->Perform Tuning->HS->HS400
605 * HS400->DDR52->HS->HS200->Perform Tuning->HS->HS400
607 * The AMD eMMC Controller can only use the tuned clock while in HS200 and HS400
609 * If we have previously performed tuning and switch back to HS200 or
705 * b) The HS200 and HS400 driver strengths don't match. in sdhci_acpi_emmc_amd_probe_slot()
708 * strength of B. As part of initializing HS400, HS200 tuning in sdhci_acpi_emmc_amd_probe_slot()
714 * SDR25 => 25 MHz, SDR50 => 50 MHz. Additionally the HS200 and in sdhci_acpi_emmc_amd_probe_slot()
[all …]
|
| D | sdhci-xenon.c | 193 * Xenon defines different values for HS200 and HS400
294 * HS400/HS200/eMMC HS doesn't have Preset Value register. in xenon_set_ios()
295 * However, sdhci_set_ios will read HS400/HS200 Preset register. in xenon_set_ios()
296 * Disable Preset Value register for HS400/HS200. in xenon_set_ios()
436 /* Disable HS200 on Armada AP806 */ in xenon_probe_params()
|
| D | dw_mmc-k3.c | 86 {0}, /* 9: HS200 */
98 {0}, /* 9: HS200 */
|
| /Linux-v5.15/arch/arm/boot/dts/ |
| D | rk3288-tinker-s.dts | 22 mmc-hs200-1_8v;
|
| D | exynos5260-xyref5260.dts | 69 supports-hs200-mode; /* 200 MHz */
|
| /Linux-v5.15/drivers/clk/renesas/ |
| D | rcar-cpg-lib.c | 99 * 0 0 (1) 1 (4) 4 : SDR104 / HS200 / HS400 (8 TAP)
105 * 0 1 (2) 0 (2) 4 : SDR104 / HS200 / HS400 (4 TAP)
|
| /Linux-v5.15/arch/arm64/boot/dts/rockchip/ |
| D | rk3368-orion-r68-meta.dts | 170 mmc-hs200-1_2v;
171 mmc-hs200-1_8v;
|
| /Linux-v5.15/arch/arm64/boot/dts/sprd/ |
| D | whale2.dtsi | 147 sprd,phy-delay-mmc-hs200 = <0x0 0x8c 0x8c 0x8c>;
158 mmc-hs200-1_8v;
|
| /Linux-v5.15/arch/arm64/boot/dts/freescale/ |
| D | fsl-ls1012a-rdb.dts | 36 mmc-hs200-1_8v;
|
| D | fsl-ls208xa-qds.dtsi | 13 mmc-hs200-1_8v;
|
| D | fsl-ls1046a-rdb.dts | 40 mmc-hs200-1_8v;
|
| D | fsl-lx2160a-cex7.dtsi | 48 mmc-hs200-1_8v;
|
| /Linux-v5.15/arch/arm64/boot/dts/allwinner/ |
| D | sun50i-h6-tanix-tx6.dts | 107 mmc-hs200-1_8v;
|
| D | sun50i-a64-sopine-baseboard.dts | 114 mmc-hs200-1_8v;
|
| /Linux-v5.15/drivers/mmc/core/ |
| D | mmc.c | 1176 pr_err("%s: switch to high-speed from hs200 failed, err:%d\n", in mmc_select_hs400()
1288 /* Switch HS to HS200 */ in mmc_hs400_to_hs200()
1300 * For HS200, CRC errors are not a reliable way to know the switch in mmc_hs400_to_hs200()
1439 * For device supporting HS200 mode, the following sequence
1442 * 2. switch to HS200 mode
1467 * switch to HS200 mode if bus width is set successfully. in mmc_select_hs200()
1483 * For HS200, CRC errors are not a reliable way to know the in mmc_select_hs200()
1509 * Activate High Speed, HS200 or HS400ES mode if supported.
1539 * conditions for HS200 and HS400, which sends CMD21 to the device.
|
| D | host.c | 251 mmc_of_parse_timing_phase(dev, "clk-phase-mmc-hs200", in mmc_of_parse_clk_phase()
385 if (device_property_read_bool(dev, "mmc-hs200-1_8v")) in mmc_of_parse()
387 if (device_property_read_bool(dev, "mmc-hs200-1_2v")) in mmc_of_parse()
|
| /Linux-v5.15/arch/arm64/boot/dts/amlogic/ |
| D | meson-gxl-s905x-hwacom-amazetv.dts | 153 mmc-hs200-1_8v;
|
123456
