Searched +full:hp +full:- +full:nonsecure (Results 1 – 3 of 3) sorted by relevance
| /Linux-v5.15/Documentation/devicetree/bindings/mailbox/ |
| D | arm,mhu.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jassi Brar <jaswinder.singh@linaro.org>
13 The ARM's Message-Handling-Unit (MHU) is a mailbox controller that has 3
22 interrupt signal using a 32-bit register, with all 32-bits logically ORed
28 interrupt. Each of the 32-bits can be used as "doorbell" to alert the remote
37 - arm,mhu
38 - arm,mhu-doorbell
40 - compatible
[all …]
|
| /Linux-v5.15/Documentation/devicetree/bindings/firmware/ |
| D | arm,scpi.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Sudeep Holla <sudeep.holla@arm.com>
33 - const: arm,scpi # SCPI v1.0 and above
34 - const: arm,scpi-pre-1.0 # Unversioned SCPI before v1.0
35 - items:
36 - enum:
37 - amlogic,meson-gxbb-scpi
38 - const: arm,scpi-pre-1.0
[all …]
|
| /Linux-v5.15/drivers/hwtracing/coresight/ |
| D | coresight-etm4x-core.c | 1 // SPDX-License-Identifier: GPL-2.0
24 #include <linux/coresight-pmu.h>
40 #include "coresight-etm4x.h"
41 #include "coresight-etm-perf.h"
42 #include "coresight-etm4x-cfg.h"
43 #include "coresight-syscfg.h"
49 #define PARAM_PM_SAVE_FIRMWARE 0 /* save self-hosted state as per firmware */
51 #define PARAM_PM_SAVE_SELF_HOSTED 2 /* save self-hosted state only */
56 "Save/restore state on power down: 1 = never, 2 = self-hosted");
83 return (n < drvdata->nr_ss_cmp) && in etm4x_sspcicrn_present()
[all …]
|
