| /Linux-v5.10/Documentation/devicetree/bindings/media/ | 
| D | rockchip-rga.yaml | 75                <&cru HCLK_RGA>,
 | 
| /Linux-v5.10/include/dt-bindings/clock/ | 
| D | rk3188-cru-common.h | 126 #define HCLK_RGA		466  macro
 | 
| D | rk3128-cru.h | 137 #define HCLK_RGA		467  macro
 | 
| D | rk3228-cru.h | 136 #define HCLK_RGA		467  macro
 | 
| D | rv1108-cru.h | 154 #define HCLK_RGA			335  macro
 | 
| D | rk3368-cru.h | 172 #define HCLK_RGA		470  macro
 | 
| D | px30-cru.h | 129 #define HCLK_RGA		253  macro
 | 
| D | rk3288-cru.h | 188 #define HCLK_RGA		470  macro
 | 
| D | rk3328-cru.h | 201 #define HCLK_RGA		340  macro
 | 
| D | rk3399-cru.h | 325 #define HCLK_RGA			485  macro
 | 
| /Linux-v5.10/drivers/clk/rockchip/ | 
| D | clk-rk3128.c | 473 	GATE(HCLK_RGA, "hclk_rga", "hclk_vio", 0, RK2928_CLKGATE_CON(6), 10, GFLAGS),
 | 
| D | clk-rk3228.c | 542 	GATE(HCLK_RGA, "hclk_rga", "hclk_vio_pre", 0, RK2928_CLKGATE_CON(13), 1, GFLAGS),
 | 
| D | clk-rv1108.c | 454 	GATE(HCLK_RGA, "hclk_rga", "hclk_vio_pre", 0,
 | 
| D | clk-rk3188.c | 461 	GATE(HCLK_RGA, "hclk_rga", "hclk_cpu", 0, RK2928_CLKGATE_CON(6), 10, GFLAGS),
 | 
| D | clk-rk3328.c | 717 	GATE(HCLK_RGA, "hclk_rga", "hclk_vio_pre", 0, RK3328_CLKGATE_CON(21), 11, GFLAGS),
 | 
| D | clk-rk3368.c | 741 	GATE(HCLK_RGA, "hclk_rga", "hclk_vio", 0, RK3368_CLKGATE_CON(16), 1, GFLAGS),
 | 
| D | clk-rk3288.c | 783 	GATE(HCLK_RGA, "hclk_rga", "hclk_vio", 0, RK3288_CLKGATE_CON(15), 1, GFLAGS),
 | 
| D | clk-px30.c | 821 	GATE(HCLK_RGA, "hclk_rga", "hclk_vo_pre", 0, PX30_CLKGATE_CON(3), 8, GFLAGS),
 | 
| D | clk-rk3399.c | 805 	GATE(HCLK_RGA, "hclk_rga", "hclk_rga_pre", 0,
 | 
| /Linux-v5.10/arch/arm/boot/dts/ | 
| D | rk3188.dtsi | 716 				 <&cru HCLK_RGA>;
 | 
| D | rk3066a.dtsi | 776 				 <&cru HCLK_RGA>;
 | 
| D | rk3288.dtsi | 803 					 <&cru HCLK_RGA>,1032 		clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA>;
 
 | 
| D | rk322x.dtsi | 623 		clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA>;
 | 
| /Linux-v5.10/arch/arm64/boot/dts/rockchip/ | 
| D | rk3399.dtsi | 1012 					 <&cru HCLK_RGA>;1315 		clocks = <&cru ACLK_RGA>, <&cru HCLK_RGA>, <&cru SCLK_RGA_CORE>;
 
 | 
| D | px30.dtsi | 295 					 <&cru HCLK_RGA>,
 |