/Linux-v6.1/Documentation/devicetree/bindings/media/ |
D | mediatek,mdp3-rsz.yaml | 25 mediatek,gce-client-reg: 29 - description: phandle of GCE 30 - description: GCE subsys id 33 description: The register of client driver can be configured by gce with 34 4 arguments defined in this property. Each GCE subsys id is mapping to 35 a client defined in the header include/dt-bindings/gce/<chip>-gce.h. 37 mediatek,gce-events: 40 to gce. The event id is defined in the gce header 41 include/dt-bindings/gce/<chip>-gce.h of each chips. 50 - mediatek,gce-client-reg [all …]
|
D | mediatek,mdp3-rdma.yaml | 29 mediatek,gce-client-reg: 33 - description: phandle of GCE 34 - description: GCE subsys id 37 description: The register of client driver can be configured by gce with 38 4 arguments defined in this property. Each GCE subsys id is mapping to 39 a client defined in the header include/dt-bindings/gce/<chip>-gce.h. 41 mediatek,gce-events: 44 to gce. The event id is defined in the gce header 45 include/dt-bindings/gce/<chip>-gce.h of each chips. 67 - mediatek,gce-client-reg [all …]
|
D | mediatek,mdp3-wrot.yaml | 25 mediatek,gce-client-reg: 29 - description: phandle of GCE 30 - description: GCE subsys id 33 description: The register of client driver can be configured by gce with 34 4 arguments defined in this property. Each GCE subsys id is mapping to 35 a client defined in the header include/dt-bindings/gce/<chip>-gce.h. 37 mediatek,gce-events: 40 to gce. The event id is defined in the gce header 41 include/dt-bindings/gce/<chip>-gce.h of each chips. 56 - mediatek,gce-client-reg [all …]
|
/Linux-v6.1/Documentation/devicetree/bindings/soc/mediatek/ |
D | mediatek,ccorr.yaml | 25 mediatek,gce-client-reg: 29 - description: phandle of GCE 30 - description: GCE subsys id 33 description: The register of client driver can be configured by gce with 34 4 arguments defined in this property. Each GCE subsys id is mapping to 35 a client defined in the header include/dt-bindings/gce/<chip>-gce.h. 37 mediatek,gce-events: 40 to gce. The event id is defined in the gce header 41 include/dt-bindings/gce/<chip>-gce.h of each chips. 50 - mediatek,gce-client-reg [all …]
|
D | mediatek,wdma.yaml | 26 mediatek,gce-client-reg: 30 - description: phandle of GCE 31 - description: GCE subsys id 34 description: The register of client driver can be configured by gce with 35 4 arguments defined in this property. Each GCE subsys id is mapping to 36 a client defined in the header include/dt-bindings/gce/<chip>-gce.h. 38 mediatek,gce-events: 41 to gce. The event id is defined in the gce header 42 include/dt-bindings/gce/<chip>-gce.h of each chips. 57 - mediatek,gce-client-reg [all …]
|
D | mediatek,mutex.yaml | 53 mediatek,gce-events: 56 to gce. The event id is defined in the gce header 57 include/dt-bindings/gce/<chip>-gce.h of each chips. 60 mediatek,gce-client-reg: 64 - description: phandle of GCE 65 - description: GCE subsys id 68 description: The register of client driver can be configured by gce with 69 4 arguments defined in this property. Each GCE subsys id is mapping to 70 a client defined in the header include/dt-bindings/gce/<chip>-gce.h. 86 #include <dt-bindings/gce/mt8173-gce.h> [all …]
|
/Linux-v6.1/Documentation/devicetree/bindings/mailbox/ |
D | mediatek,gce-mailbox.yaml | 4 $id: http://devicetree.org/schemas/mailbox/mediatek,gce-mailbox.yaml# 13 The Global Command Engine (GCE) is used to help read/write registers with 15 vblank. The GCE can be used to implement the Command Queue (CMDQ) driver. 20 - mediatek,mt6779-gce 21 - mediatek,mt8173-gce 22 - mediatek,mt8183-gce 23 - mediatek,mt8186-gce 24 - mediatek,mt8192-gce 25 - mediatek,mt8195-gce 30 The first cell describes the Thread ID of the GCE, [all …]
|
/Linux-v6.1/Documentation/devicetree/bindings/arm/mediatek/ |
D | mediatek,mmsys.yaml | 54 Using mailbox to communicate with GCE, it should have this 56 Documentation/devicetree/bindings/mailbox/mediatek,gce-mailbox.yaml 60 mediatek,gce-client-reg: 62 The register of client driver can be configured by gce with 4 arguments 63 defined in this property, such as phandle of gce, subsys id, 66 register which is defined in the gce header 67 include/dt-bindings/gce/<chip>-gce.h. 87 #include <dt-bindings/gce/mt8173-gce.h> 95 mboxes = <&gce 0 CMDQ_THR_PRIO_HIGHEST>, 96 <&gce 1 CMDQ_THR_PRIO_HIGHEST>; [all …]
|
/Linux-v6.1/Documentation/devicetree/bindings/display/mediatek/ |
D | mediatek,mdp-rdma.yaml | 42 mediatek,gce-client-reg: 44 The register of display function block to be set by gce. There are 4 arguments, 45 such as gce node, subsys id, offset and register size. The subsys id that is 46 mapping to the register of display function blocks is defined in the gce header 47 include/dt-bindings/gce/<chip>-gce.h of each chips. 51 - description: phandle of GCE 52 - description: GCE subsys id 63 - mediatek,gce-client-reg 72 #include <dt-bindings/gce/mt8195-gce.h> 86 mediatek,gce-client-reg = <&gce0 SUBSYS_1c10XXXX 0x4000 0x1000>;
|
D | mediatek,postmask.yaml | 46 mediatek,gce-client-reg: 47 description: The register of client driver can be configured by gce with 48 4 arguments defined in this property, such as phandle of gce, subsys id, 49 register offset and size. Each GCE subsys id is mapping to a client 50 defined in the header include/dt-bindings/gce/<chip>-gce.h. 68 #include <dt-bindings/gce/mt8192-gce.h> 80 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0xd000 0x1000>;
|
D | mediatek,aal.yaml | 53 mediatek,gce-client-reg: 54 description: The register of client driver can be configured by gce with 55 4 arguments defined in this property, such as phandle of gce, subsys id, 56 register offset and size. Each GCE subsys id is mapping to a client 57 defined in the header include/dt-bindings/gce/<chip>-gce.h. 75 #include <dt-bindings/gce/mt8173-gce.h> 87 mediatek,gce-client-reg = <&gce SUBSYS_1401XXXX 0x5000 0x1000>;
|
D | mediatek,ccorr.yaml | 52 mediatek,gce-client-reg: 53 description: The register of client driver can be configured by gce with 54 4 arguments defined in this property, such as phandle of gce, subsys id, 55 register offset and size. Each GCE subsys id is mapping to a client 56 defined in the header include/dt-bindings/gce/<chip>-gce.h. 74 #include <dt-bindings/gce/mt8183-gce.h> 86 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0xf000 0x1000>;
|
D | mediatek,dither.yaml | 49 mediatek,gce-client-reg: 50 description: The register of client driver can be configured by gce with 51 4 arguments defined in this property, such as phandle of gce, subsys id, 52 register offset and size. Each GCE subsys id is mapping to a client 53 defined in the header include/dt-bindings/gce/<chip>-gce.h. 71 #include <dt-bindings/gce/mt8183-gce.h> 83 mediatek,gce-client-reg = <&gce SUBSYS_1401XXXX 0x2000 0x1000>;
|
D | mediatek,wdma.yaml | 47 mediatek,gce-client-reg: 48 description: The register of client driver can be configured by gce with 49 4 arguments defined in this property, such as phandle of gce, subsys id, 50 register offset and size. Each GCE subsys id is mapping to a client 51 defined in the header include/dt-bindings/gce/<chip>-gce.h. 70 #include <dt-bindings/gce/mt8173-gce.h> 84 mediatek,gce-client-reg = <&gce SUBSYS_1401XXXX 0x1000 0x1000>;
|
D | mediatek,gamma.yaml | 50 mediatek,gce-client-reg: 51 description: The register of client driver can be configured by gce with 52 4 arguments defined in this property, such as phandle of gce, subsys id, 53 register offset and size. Each GCE subsys id is mapping to a client 54 defined in the header include/dt-bindings/gce/<chip>-gce.h. 72 #include <dt-bindings/gce/mt8173-gce.h> 84 mediatek,gce-client-reg = <&gce SUBSYS_1401XXXX 0x6000 0x1000>;
|
D | mediatek,color.yaml | 58 mediatek,gce-client-reg: 59 description: The register of client driver can be configured by gce with 60 4 arguments defined in this property, such as phandle of gce, subsys id, 61 register offset and size. Each GCE subsys id is mapping to a client 62 defined in the header include/dt-bindings/gce/<chip>-gce.h. 80 #include <dt-bindings/gce/mt8173-gce.h> 92 mediatek,gce-client-reg = <&gce SUBSYS_1401XXXX 0x3000 0x1000>;
|
D | mediatek,ovl-2l.yaml | 53 mediatek,gce-client-reg: 54 description: The register of client driver can be configured by gce with 55 4 arguments defined in this property, such as phandle of gce, subsys id, 56 register offset and size. Each GCE subsys id is mapping to a client 57 defined in the header include/dt-bindings/gce/<chip>-gce.h. 76 #include <dt-bindings/gce/mt8183-gce.h> 90 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x9000 0x1000>;
|
D | mediatek,dsc.yaml | 41 mediatek,gce-client-reg: 43 The register of client driver can be configured by gce with 4 arguments 44 defined in this property, such as phandle of gce, subsys id, 47 register which is defined in the gce header 48 include/dt-bindings/gce/<chip>-gce.h. 66 #include <dt-bindings/gce/mt8195-gce.h> 78 mediatek,gce-client-reg = <&gce1 SUBSYS_1c00XXXX 0x9000 0x1000>;
|
D | mediatek,ovl.yaml | 66 mediatek,gce-client-reg: 67 description: The register of client driver can be configured by gce with 68 4 arguments defined in this property, such as phandle of gce, subsys id, 69 register offset and size. Each GCE subsys id is mapping to a client 70 defined in the header include/dt-bindings/gce/<chip>-gce.h. 89 #include <dt-bindings/gce/mt8173-gce.h> 103 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0xc000 0x1000>;
|
D | mediatek,rdma.yaml | 76 mediatek,gce-client-reg: 77 description: The register of client driver can be configured by gce with 78 4 arguments defined in this property, such as phandle of gce, subsys id, 79 register offset and size. Each GCE subsys id is mapping to a client 80 defined in the header include/dt-bindings/gce/<chip>-gce.h. 99 #include <dt-bindings/gce/mt8173-gce.h> 114 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0xe000 0x1000>;
|
D | mediatek,merge.yaml | 66 mediatek,gce-client-reg: 67 description: The register of client driver can be configured by gce with 68 4 arguments defined in this property, such as phandle of gce, subsys id, 69 register offset and size. Each GCE subsys id is mapping to a client 70 defined in the header include/dt-bindings/gce/<chip>-gce.h.
|
/Linux-v6.1/arch/arm64/boot/dts/mediatek/ |
D | mt8173.dtsi | 14 #include <dt-bindings/gce/mt8173-gce.h> 618 gce: mailbox@10212000 { label 619 compatible = "mediatek,mt8173-gce"; 623 clock-names = "gce"; 996 mboxes = <&gce 0 CMDQ_THR_PRIO_HIGHEST>, 997 <&gce 1 CMDQ_THR_PRIO_HIGHEST>; 998 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0 0x1000>; 1073 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0xc000 0x1000>; 1083 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0xd000 0x1000>; 1093 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0xe000 0x1000>; [all …]
|
D | mt8183.dtsi | 9 #include <dt-bindings/gce/mt8183-gce.h> 984 gce: mailbox@10238000 { label 985 compatible = "mediatek,mt8183-gce"; 990 clock-names = "gce"; 1697 mboxes = <&gce 0 CMDQ_THR_PRIO_HIGHEST>, 1698 <&gce 1 CMDQ_THR_PRIO_HIGHEST>; 1699 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0 0x1000>; 1705 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x1000 0x1000>; 1706 mediatek,gce-events = <CMDQ_EVENT_MDP_RDMA0_SOF>, 1712 mboxes = <&gce 20 CMDQ_THR_PRIO_LOWEST 0>, [all …]
|
D | mt8192.dtsi | 9 #include <dt-bindings/gce/mt8192-gce.h> 565 gce: mailbox@10228000 { label 566 compatible = "mediatek,mt8192-gce"; 571 clock-names = "gce"; 1212 mboxes = <&gce 0 CMDQ_THR_PRIO_HIGHEST>, 1213 <&gce 1 CMDQ_THR_PRIO_HIGHEST>; 1214 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0 0x1000>; 1222 mediatek,gce-events = <CMDQ_EVENT_DISP_STREAM_DONE_ENG_EVENT_0>, 1266 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x5000 0x1000>; 1277 mediatek,gce-client-reg = <&gce SUBSYS_1400XXXX 0x6000 0x1000>; [all …]
|
/Linux-v6.1/drivers/mailbox/ |
D | mtk-cmdq-mailbox.c | 113 dev_err(cmdq->mbox.dev, "suspend GCE thread 0x%x failed\n", in cmdq_thread_suspend() 147 dev_err(cmdq->mbox.dev, "reset GCE thread 0x%x failed\n", in cmdq_thread_reset() 161 /* notify GCE to re-fetch commands by setting GCE thread PC */ 233 * reset / disable this GCE thread, so we need to check the enable in cmdq_thread_irq_handler() 234 * bit of this GCE thread. in cmdq_thread_irq_handler() 482 dev_err(cmdq->mbox.dev, "Fail to wait GCE thread 0x%x done\n", in cmdq_mbox_flush() 522 static const char * const clk_name = "gce"; in cmdq_probe() 568 "failed to get gce clk: %d\n", in cmdq_probe() 578 "failed to get gce clk\n"); in cmdq_probe() 664 {.compatible = "mediatek,mt8173-gce", .data = (void *)&gce_plat_v2}, [all …]
|