Home
last modified time | relevance | path

Searched full:fu540 (Results 1 – 25 of 32) sorted by relevance

12

/Linux-v6.1/arch/riscv/boot/dts/sifive/
Dfu540-c000.dtsi6 #include <dt-bindings/clock/sifive-fu540-prci.h>
11 compatible = "sifive,fu540-c000", "sifive,fu540";
167 compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
181 compatible = "sifive,fu540-c000-prci";
187 compatible = "sifive,fu540-c000-uart", "sifive,uart0";
195 compatible = "sifive,fu540-c000-pdma", "sifive,pdma0";
204 compatible = "sifive,fu540-c000-uart", "sifive,uart0";
212 compatible = "sifive,fu540-c000-i2c", "sifive,i2c0";
224 compatible = "sifive,fu540-c000-spi", "sifive,spi0";
235 compatible = "sifive,fu540-c000-spi", "sifive,spi0";
[all …]
Dhifive-unleashed-a00.dts4 #include "fu540-c000.dtsi"
14 compatible = "sifive,hifive-unleashed-a00", "sifive,fu540-c000",
15 "sifive,fu540";
Dfu740-c000.dtsi170 compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
261 compatible = "sifive,fu540-c000-gem";
/Linux-v6.1/Documentation/devicetree/bindings/clock/sifive/
Dfu540-prci.yaml5 $id: http://devicetree.org/schemas/clock/sifive/fu540-prci.yaml#
8 title: SiFive FU540 Power Reset Clock Interrupt Controller (PRCI)
15 On the FU540 family of SoCs, most system-wide clock and reset integration
18 macros defined in include/dt-bindings/clock/sifive-fu540-prci.h.
27 const: sifive,fu540-c000-prci
56 compatible = "sifive,fu540-c000-prci";
/Linux-v6.1/Documentation/devicetree/bindings/dma/
Dsifive,fu540-c000-pdma.yaml4 $id: http://devicetree.org/schemas/dma/sifive,fu540-c000-pdma.yaml#
23 https://static.dev.sifive.com/FU540-C000-v1.0.pdf
32 - sifive,fu540-c000-pdma
37 "sifive,fu540-c000-pdma" for the SiFive PDMA v0 as integrated onto the
38 SiFive FU540 chip resp and "sifive,pdma0" for the SiFive PDMA v0 IP block
67 compatible = "sifive,fu540-c000-pdma", "sifive,pdma0";
/Linux-v6.1/Documentation/devicetree/bindings/pwm/
Dpwm-sifive.yaml31 - sifive,fu540-c000-pwm
36 compatible strings are "sifive,fu540-c000-pwm" and
38 SiFive FU540 and FU740 chip respectively, and "sifive,pwm0" for the
54 Each PWM instance in FU540-C000 has 4 comparators. One interrupt per comparator.
67 compatible = "sifive,fu540-c000-pwm", "sifive,pwm0";
/Linux-v6.1/Documentation/devicetree/bindings/gpio/
Dsifive,gpio.yaml16 - sifive,fu540-c000-gpio
69 - sifive,fu540-c000-gpio
79 #include <dt-bindings/clock/sifive-fu540-prci.h>
81 compatible = "sifive,fu540-c000-gpio", "sifive,gpio0";
/Linux-v6.1/drivers/clk/sifive/
Dfu540-prci.h8 * The FU540 PRCI implements clock and reset control for the SiFive
9 * FU540-C000 chip. This driver assumes that it has sole control
16 * - SiFive FU540-C000 manual v1p0, Chapter 7 "Clocking and Reset"
25 #include <dt-bindings/clock/sifive-fu540-prci.h>
DKconfig20 FU540/FU740 SoCs. If this kernel is meant to run on a SiFive FU540/
Dsifive-prci.c12 #include "fu540-prci.h"
611 {.compatible = "sifive,fu540-c000-prci", .data = &prci_clk_fu540},
/Linux-v6.1/Documentation/devicetree/bindings/timer/
Dsifive,clint.yaml28 - sifive,fu540-c000-clint
41 "sifive,fu540-c000-clint" for the SiFive CLINT v0 as integrated
42 onto the SiFive FU540 chip, "canaan,k210-clint" for the SiFive
65 compatible = "sifive,fu540-c000-clint", "sifive,clint0";
/Linux-v6.1/Documentation/devicetree/bindings/spi/
Dspi-sifive.yaml21 - sifive,fu540-c000-spi
28 "sifive,fu540-c000-spi" and "sifive,fu740-c000-spi" for the SiFive SPI v0
29 as integrated onto the SiFive FU540 and FU740 chip resp, and "sifive,spi0"
76 compatible = "sifive,fu540-c000-spi", "sifive,spi0";
/Linux-v6.1/Documentation/devicetree/bindings/riscv/
Dsifive,ccache0.yaml26 - sifive,fu540-c000-ccache
38 - sifive,fu540-c000-ccache
43 - const: sifive,fu540-c000-ccache
151 compatible = "sifive,fu540-c000-ccache", "cache";
Dsifive.yaml24 - const: sifive,fu540-c000
25 - const: sifive,fu540
/Linux-v6.1/Documentation/devicetree/bindings/serial/
Dsifive-serial.yaml21 - sifive,fu540-c000-uart
56 #include <dt-bindings/clock/sifive-fu540-prci.h>
58 compatible = "sifive,fu540-c000-uart", "sifive,uart0";
/Linux-v6.1/drivers/dma/sf-pdma/
Dsf-pdma.h3 * SiFive FU540 Platform DMA driver
13 * SiFive FU540-C000 v1.0
14 * https://static.dev.sifive.com/FU540-C000-v1.0.pdf
Dsf-pdma.c3 * SiFive FU540 Platform DMA driver
13 * SiFive FU540-C000 v1.0
14 * https://static.dev.sifive.com/FU540-C000-v1.0.pdf
595 { .compatible = "sifive,fu540-c000-pdma" },
/Linux-v6.1/Documentation/devicetree/bindings/net/
Dcdns,macb.yaml57 - sifive,fu540-c000-gem # SiFive FU540-C000 SoC
66 - description: GEMGXL Management block registers on SiFive FU540-C000 SoC
155 const: sifive,fu540-c000-gem
/Linux-v6.1/Documentation/devicetree/bindings/sifive/
Dsifive-blocks-ip-versioning.txt30 "sifive,fu540-c000-uart". This way, if SoC-specific
38 compatible = "sifive,fu540-c000-uart", "sifive,uart0";
/Linux-v6.1/Documentation/devicetree/bindings/i2c/
Dopencores,i2c-ocores.yaml22 - sifive,fu540-c000-i2c # Opencore based IP block FU540-C000 SoC
/Linux-v6.1/Documentation/devicetree/bindings/interrupt-controller/
Dsifive,plic-1.0.0.yaml61 - sifive,fu540-c000-plic
161 compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
Driscv,cpu-intc.txt49 compatible = "sifive,fu540-c000-cpu-intc", "riscv,cpu-intc";
/Linux-v6.1/arch/riscv/boot/dts/microchip/
Dmpfs.dtsi188 compatible = "microchip,mpfs-ccache", "sifive,fu540-c000-ccache", "cache";
200 compatible = "sifive,fu540-c000-clint", "sifive,clint0";
210 compatible = "sifive,fu540-c000-plic", "sifive,plic-1.0.0";
224 compatible = "sifive,fu540-c000-pdma", "sifive,pdma0";
/Linux-v6.1/drivers/clk/analogbits/
Dwrpll-cln28hpc.c20 * - SiFive FU540-C000 Manual v1p0, Chapter 7 "Clocking and Reset"
21 * https://static.dev.sifive.com/FU540-C000-v1.0.pdf
/Linux-v6.1/drivers/i2c/busses/
Di2c-ocores.c87 #define OCORES_FLAG_BROKEN_IRQ BIT(1) /* Broken IRQ for FU540-C000 SoC */
477 .compatible = "sifive,fu540-c000-i2c",
692 "sifive,fu540-c000-i2c")) { in ocores_i2c_probe()

12