Home
last modified time | relevance | path

Searched full:emmc (Results 1 – 25 of 457) sorted by relevance

12345678910>>...19

/Linux-v5.15/Documentation/devicetree/bindings/phy/
Dintel,lgm-emmc-phy.yaml4 $id: http://devicetree.org/schemas/phy/intel,lgm-emmc-phy.yaml#
7 title: Intel Lightning Mountain(LGM) eMMC PHY Device Tree Bindings
13 Bindings for eMMC PHY on Intel's Lightning Mountain SoC, syscon
14 node is used to reference the base address of eMMC phy registers.
16 The eMMC PHY node should be the child of a syscon node with the
27 - intel,lgm-emmc-phy
28 - intel,keembay-emmc-phy
59 emmc_phy: emmc-phy@a8 {
60 compatible = "intel,lgm-emmc-phy";
62 clocks = <&emmc>;
[all …]
/Linux-v5.15/Documentation/devicetree/bindings/mmc/
Dallwinner,sun4i-a10-mmc.yaml25 - const: allwinner,sun8i-a83t-emmc
27 - const: allwinner,sun50i-a64-emmc
29 - const: allwinner,sun50i-a100-emmc
35 - const: allwinner,sun8i-r40-emmc
36 - const: allwinner,sun50i-a64-emmc
41 - const: allwinner,sun50i-h5-emmc
42 - const: allwinner,sun50i-a64-emmc
47 - const: allwinner,sun50i-h6-emmc
48 - const: allwinner,sun50i-a64-emmc
53 - const: allwinner,sun50i-h616-emmc
[all …]
Dmmc-pwrseq-emmc.yaml4 $id: http://devicetree.org/schemas/mmc/mmc-pwrseq-emmc.yaml#
7 title: Simple eMMC hardware reset provider binding
13 The purpose of this driver is to perform standard eMMC hw reset
16 fix possible issues if bootloader has left eMMC card in initialized or
19 doesn't have hardware reset logic connected to emmc card and (limited or
20 broken) ROM bootloaders are unable to read second stage from the emmc
25 const: mmc-pwrseq-emmc
31 and then deasserted to perform eMMC card reset. To perform
45 compatible = "mmc-pwrseq-emmc";
Dmarvell,xenon-sdhci.txt47 To select eMMC 5.1 PHY, set:
48 marvell,xenon-phy-type = "emmc 5.1 phy"
49 eMMC 5.1 PHY is the default choice if this property is not provided.
50 To select eMMC 5.0 PHY, set:
51 marvell,xenon-phy-type = "emmc 5.0 phy"
53 All those types of PHYs can support eMMC, SD and SDIO.
56 For example, "emmc 5.1 phy" doesn't mean that this Xenon SDHC only
57 supports eMMC 5.1.
61 Only available for eMMC PHY.
67 Only available for eMMC PHY.
[all …]
Dmmc-controller.yaml50 Non-removable slot (like eMMC); assume always present.
105 line. Not used in combination with eMMC or SDIO.
166 eMMC hardware reset is supported
186 eMMC high-speed DDR mode (1.2V I/O) is supported.
191 eMMC high-speed DDR mode (1.8V I/O) is supported.
196 eMMC high-speed DDR mode (3.3V I/O) is supported.
201 eMMC HS200 mode (1.2V I/O) is supported.
206 eMMC HS200 mode (1.8V I/O) is supported.
211 eMMC HS400 mode (1.2V I/O) is supported.
216 eMMC HS400 mode (1.8V I/O) is supported.
[all …]
/Linux-v5.15/Documentation/driver-api/mmc/
Dmmc-tools.rst16 - Determine the eMMC writeprotect status.
17 - Set the eMMC writeprotect status.
18 - Set the eMMC data sector size to 4KB by disabling emulation.
25 - Enable the eMMC BKOPS feature.
26 - Permanently enable the eMMC H/W Reset feature.
27 - Permanently disable the eMMC H/W Reset feature.
33 - Enable the eMMC cache feature.
34 - Disable the eMMC cache feature.
/Linux-v5.15/arch/arm64/boot/dts/amlogic/
Dmeson-gxl-s905x-libretech-cc.dts46 emmc_pwrseq: emmc-pwrseq {
47 compatible = "mmc-pwrseq-emmc";
127 /* This is provided by LDOs on the eMMC daugther card */
269 "eMMC D0", "eMMC D1", "eMMC D2", "eMMC D3",
270 "eMMC D4", "eMMC D5", "eMMC D6", "eMMC D7",
271 "eMMC Clk", "eMMC Reset", "eMMC CMD",
272 "ALT BOOT MODE", "", "", "", "eMMC Data Strobe",
320 /* eMMC */
Dmeson-gxl-s805x-libretech-ac.dts53 emmc_pwrseq: emmc-pwrseq {
54 compatible = "mmc-pwrseq-emmc";
246 "eMMC D0", "eMMC D1", "eMMC D2", "eMMC D3",
247 "eMMC D4", "eMMC D5", "eMMC D6", "eMMC D7",
248 "eMMC Clk", "eMMC Reset", "eMMC CMD",
277 /* eMMC */
Dmeson-gxl-s905x-khadas-vim.dts182 "eMMC D0", "eMMC D1", "eMMC D2", "eMMC D3",
183 "eMMC D4", "eMMC D5", "eMMC D6", "eMMC D7",
184 "eMMC Clk", "eMMC Reset", "eMMC CMD",
185 "", "BOOT_MODE", "", "", "eMMC Data Strobe",
Dmeson-gxbb-odroidc2.dts161 emmc_pwrseq: emmc-pwrseq {
162 compatible = "mmc-pwrseq-emmc";
314 "eMMC D0", "eMMC D1", "eMMC D2", "eMMC D3", "eMMC D4",
315 "eMMC D5", "eMMC D6", "eMMC D7", "eMMC Clk",
316 "eMMC Reset", "eMMC CMD",
376 /* eMMC */
Dmeson-gxbb-nanopi-k2.dts107 emmc_pwrseq: emmc-pwrseq {
108 compatible = "mmc-pwrseq-emmc";
257 "eMMC D0", "eMMC D1", "eMMC D2", "eMMC D3", "eMMC D4",
258 "eMMC D5", "eMMC D6", "eMMC D7", "eMMC Clk",
259 "eMMC Reset", "eMMC CMD",
260 "", "", "", "", "eMMC DS",
359 /* eMMC */
/Linux-v5.15/arch/arm/boot/dts/
Dsun7i-a20-olimex-som204-evb-emmc.dts3 * Device Tree Source for A20-SOM204-EVB-eMMC Board
13 model = "Olimex A20-SOM204-EVB-eMMC";
14 compatible = "olimex,a20-olimex-som204-evb-emmc", "allwinner,sun7i-a20";
17 compatible = "mmc-pwrseq-emmc";
29 emmc: emmc@0 { label
Dsun7i-a20-olimex-som-evb-emmc.dts3 * Device Tree Source for A20-Olimex-SOM-EVB-eMMC Board
14 model = "Olimex A20-Olimex-SOM-EVB-eMMC";
15 compatible = "olimex,a20-olimex-som-evb-emmc", "allwinner,sun7i-a20";
18 compatible = "mmc-pwrseq-emmc";
30 emmc: emmc@0 { label
Dmeson8b-ec100.dts30 emmc_pwrseq: emmc-pwrseq {
31 compatible = "mmc-pwrseq-emmc";
425 "NAND_D0 (EMMC)", "NAND_D1 (EMMC)",
426 "NAND_D2 (EMMC)", "NAND_D3 (EMMC)",
427 "NAND_D4 (EMMC)", "NAND_D5 (EMMC)",
428 "NAND_D6 (EMMC)", "NAND_D7 (EMMC)",
429 "NAND_CS1 (EMMC)", "NAND_CS2 iNAND_RS1 (EMMC)",
430 "NAND_nR/B iNAND_CMD (EMMC)", "NAND_ALE (EMMC)",
431 "NAND_CLE (EMMC)", "nRE_S1 NAND_nRE (EMMC)",
432 "nWE_S1 NAND_nWE (EMMC)", "", "", "SPI_CS",
Dsun7i-a20-olinuxino-lime-emmc.dts10 model = "Olimex A20-OLinuXino-LIME-eMMC";
11 compatible = "olimex,a20-olinuxino-lime-emmc", "allwinner,sun7i-a20";
14 compatible = "mmc-pwrseq-emmc";
27 emmc: emmc@0 { label
Dmeson8b-odroidc1.dts30 emmc_pwrseq: emmc-pwrseq {
31 compatible = "mmc-pwrseq-emmc";
262 "SDC_D0 (EMMC)", "SDC_D1 (EMMC)",
263 "SDC_D2 (EMMC)", "SDC_D3 (EMMC)",
264 "SDC_D4 (EMMC)", "SDC_D5 (EMMC)",
265 "SDC_D6 (EMMC)", "SDC_D7 (EMMC)",
266 "SDC_CLK (EMMC)", "SDC_RSTn (EMMC)",
267 "SDC_CMD (EMMC)", "BOOT_SEL", "", "", "",
Dimx7d-colibri-emmc-aster.dts8 #include "imx7d-colibri-emmc.dtsi"
12 model = "Toradex Colibri iMX7D 1GB (eMMC) on Aster Carrier Board";
13 compatible = "toradex,colibri-imx7d-emmc-aster",
14 "toradex,colibri-imx7d-emmc", "fsl,imx7d";
Dimx7d-colibri-emmc-eval-v3.dts7 #include "imx7d-colibri-emmc.dtsi"
11 model = "Toradex Colibri iMX7D 1GB (eMMC) on Colibri Evaluation Board V3";
12 compatible = "toradex,colibri-imx7d-emmc-eval-v3",
13 "toradex,colibri-imx7d-emmc", "fsl,imx7d";
Dsun7i-a20-olinuxino-micro-emmc.dts47 model = "Olimex A20-OLinuXino-MICRO-eMMC";
48 compatible = "olimex,a20-olinuxino-micro-emmc", "allwinner,sun7i-a20";
51 compatible = "mmc-pwrseq-emmc";
63 emmc: emmc@0 { label
Dsun7i-a20-olinuxino-lime2-emmc.dts47 model = "Olimex A20-OLinuXino-LIME2-eMMC";
48 compatible = "olimex,a20-olinuxino-lime2-emmc", "allwinner,sun7i-a20";
51 compatible = "mmc-pwrseq-emmc";
64 emmc: emmc@0 { label
/Linux-v5.15/arch/arm64/boot/dts/rockchip/
Drk3368-evb.dtsi12 mmc0 = &emmc;
67 emmc_pwrseq: emmc-pwrseq {
68 compatible = "mmc-pwrseq-emmc";
120 &emmc {
165 emmc {
166 emmc_bus8: emmc-bus8 {
177 emmc-clk {
181 emmc-cmd {
185 emmc_reset: emmc-reset {
/Linux-v5.15/drivers/clk/qcom/
DKconfig107 i2c, USB, SD/eMMC, SATA, PCIe, etc.
142 i2c, USB, SD/eMMC, etc.
149 i2c, USB, SD/eMMC, etc. Select this for the root clock
157 i2c, USB, SD/eMMC, etc.
172 i2c, USB, SD/eMMC, etc. Select this for the root clock
180 i2c, USB, SD/eMMC, etc.
188 SD/eMMC, display, graphics, camera etc.
196 SD/eMMC, display, graphics, camera etc.
203 i2c, USB, SD/eMMC, SATA, PCIe, etc.
218 I2C, USB, SD/eMMC, etc.
[all …]
/Linux-v5.15/drivers/mmc/host/
Dsdhci-xenon-phy.c19 /* Register base for eMMC PHY 5.0 Version */
21 /* Register base for eMMC PHY 5.1 Version */
114 * in eMMC PHY 5.0 or eMMC PHY 5.1
136 "emmc 5.0 phy",
137 "emmc 5.1 phy"
184 * eMMC PHY configuration and operations
220 * eMMC 5.0/5.1 PHY init/re-init.
221 * eMMC PHY init should be executed after:
262 /* wait for host eMMC PHY init completes */ in xenon_emmc_phy_init()
268 dev_err(mmc_dev(host->mmc), "eMMC PHY init cannot complete after %d us\n", in xenon_emmc_phy_init()
[all …]
/Linux-v5.15/drivers/phy/intel/
DKconfig6 tristate "Intel Keem Bay EMMC PHY driver"
15 will be called phy-keembay-emmc.ko.
44 tristate "Intel Lightning Mountain EMMC PHY driver"
48 Enable this to support the Intel EMMC PHY
/Linux-v5.15/Documentation/ABI/testing/
Dsysfs-platform-mellanox-bootctl35 emmc boot from the onchip eMMC
36 emmc_legacy boot from the onchip eMMC in legacy (slow) mode
50 emmc boot from the onchip eMMC
51 emmc_legacy boot from the onchip eMMC in legacy (slow) mode

12345678910>>...19