Home
last modified time | relevance | path

Searched full:dclk_vop0 (Results 1 – 25 of 30) sorted by relevance

12

/Linux-v6.6/Documentation/devicetree/bindings/display/rockchip/
Drockchip-vop.yaml110 <&cru DCLK_VOP0>,
Drockchip-vop2.yaml116 <&cru DCLK_VOP0>,
/Linux-v6.6/arch/arm64/boot/dts/rockchip/
Drk3566-radxa-cm3-io.dts266 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-fastrhino-r66s.dtsi473 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-box-demo.dts468 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-lubancat-1.dts578 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-nanopi-r5s.dtsi573 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-roc-pc.dts636 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-soquartz.dtsi671 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3399-pinephone-pro.dts601 assigned-clocks = <&cru DCLK_VOP0_DIV>, <&cru DCLK_VOP0>,
Drk3568-evb1-v10.dts675 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-roc-pc.dts685 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-lubancat-2.dts678 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-odroid-m1.dts727 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-quartz64-b.dts723 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-anbernic-rgxx3.dtsi774 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3566-quartz64-a.dts823 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-bpi-r2-pro.dts838 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
Drk3568-rock-3a.dts841 assigned-clocks = <&cru DCLK_VOP0>, <&cru DCLK_VOP1>;
/Linux-v6.6/include/dt-bindings/clock/
Drk3288-cru.h87 #define DCLK_VOP0 190 macro
Drk3399-cru.h129 #define DCLK_VOP0 180 macro
Drockchip,rk3588-cru.h624 #define DCLK_VOP0 609 macro
Drk3568-cru.h286 #define DCLK_VOP0 223 macro
/Linux-v6.6/drivers/clk/rockchip/
Dclk-rk3288.c445 COMPOSITE(DCLK_VOP0, "dclk_vop0", mux_pll_src_cpll_gpll_npll_p, 0,
/Linux-v6.6/arch/arm/boot/dts/rockchip/
Drk3288.dtsi776 <&cru DCLK_VOP0>,
1023 clocks = <&cru ACLK_VOP0>, <&cru DCLK_VOP0>, <&cru HCLK_VOP0>;

12