Searched full:clk_top_msdcpll_d2 (Results 1 – 19 of 19) sorted by relevance
| /Linux-v5.15/Documentation/devicetree/bindings/mmc/ |
| D | mtk-sd.yaml | 170 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;
|
| /Linux-v5.15/include/dt-bindings/clock/ |
| D | mt6797-clk.h | 102 #define CLK_TOP_MSDCPLL_D2 92 macro
|
| D | mt8173-clk.h | 48 #define CLK_TOP_MSDCPLL_D2 38 macro
|
| D | mt6765-clk.h | 75 #define CLK_TOP_MSDCPLL_D2 40 macro
|
| D | mt2712-clk.h | 111 #define CLK_TOP_MSDCPLL_D2 80 macro
|
| D | mt8183-clk.h | 122 #define CLK_TOP_MSDCPLL_D2 86 macro
|
| D | mt6779-clk.h | 97 #define CLK_TOP_MSDCPLL_D2 87 macro
|
| D | mt2701-clk.h | 48 #define CLK_TOP_MSDCPLL_D2 38 macro
|
| D | mt8192-clk.h | 137 #define CLK_TOP_MSDCPLL_D2 125 macro
|
| /Linux-v5.15/arch/arm64/boot/dts/mediatek/ |
| D | mt8183-kukui.dtsi | 376 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;
|
| D | mt8173-elm.dtsi | 383 assigned-clock-parents = <&topckgen CLK_TOP_MSDCPLL_D2>;
|
| /Linux-v5.15/drivers/clk/mediatek/ |
| D | clk-mt6797.c | 83 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll_ck", 1, 2),
|
| D | clk-mt2701.c | 98 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1, 2),
|
| D | clk-mt6765.c | 124 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll_ck", 1, 2),
|
| D | clk-mt8173.c | 80 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1, 2),
|
| D | clk-mt8183.c | 158 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1,
|
| D | clk-mt6779.c | 97 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1, 2),
|
| D | clk-mt2712.c | 204 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll_ck", 1,
|
| D | clk-mt8192.c | 88 FACTOR(CLK_TOP_MSDCPLL_D2, "msdcpll_d2", "msdcpll", 1, 2),
|
