Searched full:clk_top_msdc50_0_sel (Results  1 – 23 of 23) sorted by relevance
| /Linux-v6.6/include/dt-bindings/clock/ | 
| D | mt7629-clk.h | 94 #define CLK_TOP_MSDC50_0_SEL		84  macro
 | 
| D | mt7622-clk.h | 79 #define CLK_TOP_MSDC50_0_SEL		67  macro
 | 
| D | mediatek,mt6795-clk.h | 104 #define CLK_TOP_MSDC50_0_SEL		93  macro
 | 
| D | mt8173-clk.h | 106 #define CLK_TOP_MSDC50_0_SEL		96  macro
 | 
| D | mt6765-clk.h | 144 #define CLK_TOP_MSDC50_0_SEL		109  macro
 | 
| D | mediatek,mt8365-clk.h | 83 #define CLK_TOP_MSDC50_0_SEL		73  macro
 | 
| D | mt2712-clk.h | 143 #define CLK_TOP_MSDC50_0_SEL		112  macro
 | 
| D | mt8192-clk.h | 36 #define CLK_TOP_MSDC50_0_SEL		24  macro
 | 
| /Linux-v6.6/Documentation/devicetree/bindings/mmc/ | 
| D | mtk-sd.yaml | 324         assigned-clocks = <&topckgen CLK_TOP_MSDC50_0_SEL>;
 | 
| /Linux-v6.6/arch/arm64/boot/dts/mediatek/ | 
| D | mt8365-evk.dts | 143 	assigned-clocks = <&topckgen CLK_TOP_MSDC50_0_SEL>;
 | 
| D | mt8365.dtsi | 538 			clocks = <&topckgen CLK_TOP_MSDC50_0_SEL>,
 | 
| D | mt6795.dtsi | 645 				 <&topckgen CLK_TOP_MSDC50_0_SEL>;
 | 
| D | mt8173-elm.dtsi | 398 	assigned-clocks = <&topckgen CLK_TOP_MSDC50_0_SEL>;
 | 
| D | mt7622.dtsi | 707 			 <&topckgen CLK_TOP_MSDC50_0_SEL>;
 | 
| D | mt8192.dtsi | 1344 			clocks = <&topckgen CLK_TOP_MSDC50_0_SEL>,
 | 
| /Linux-v6.6/drivers/clk/mediatek/ | 
| D | clk-mt7622.c | 412 	MUX_GATE(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel", uart_parents,
 | 
| D | clk-mt6795-topckgen.c | 473 	TOP_MUX_GATE(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel", msdc50_0_parents, 0x70, 16, 4, 23, 0),
 | 
| D | clk-mt8173-topckgen.c | 552 	MUX_GATE_FLAGS(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel", msdc50_0_parents,
 | 
| D | clk-mt7629.c | 486 	MUX_GATE(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel", uart_parents,
 | 
| D | clk-mt8365.c | 440 	MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel",
 | 
| D | clk-mt6765.c | 412 	MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel",
 | 
| D | clk-mt2712.c | 663 	MUX_GATE(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel", msdc50_0_parents,
 | 
| D | clk-mt8192.c | 606 	MUX_GATE_CLR_SET_UPD_FLAGS(CLK_TOP_MSDC50_0_SEL, "msdc50_0_sel",
 |