Home
last modified time | relevance | path

Searched full:cfg (Results 1 – 25 of 1658) sorted by relevance

12345678910>>...67

/Linux-v5.10/drivers/media/platform/exynos-gsc/
Dgsc-regs.c22 u32 cfg; in gsc_wait_reset() local
25 cfg = readl(dev->regs + GSC_SW_RESET); in gsc_wait_reset()
26 if (!cfg) in gsc_wait_reset()
36 u32 cfg; in gsc_hw_set_frm_done_irq_mask() local
38 cfg = readl(dev->regs + GSC_IRQ); in gsc_hw_set_frm_done_irq_mask()
40 cfg |= GSC_IRQ_FRMDONE_MASK; in gsc_hw_set_frm_done_irq_mask()
42 cfg &= ~GSC_IRQ_FRMDONE_MASK; in gsc_hw_set_frm_done_irq_mask()
43 writel(cfg, dev->regs + GSC_IRQ); in gsc_hw_set_frm_done_irq_mask()
48 u32 cfg; in gsc_hw_set_gsc_irq_enable() local
50 cfg = readl(dev->regs + GSC_IRQ); in gsc_hw_set_gsc_irq_enable()
[all …]
/Linux-v5.10/drivers/media/platform/exynos4-is/
Dfimc-reg.c21 u32 cfg; in fimc_hw_reset() local
23 cfg = readl(dev->regs + FIMC_REG_CISRCFMT); in fimc_hw_reset()
24 cfg |= FIMC_REG_CISRCFMT_ITU601_8BIT; in fimc_hw_reset()
25 writel(cfg, dev->regs + FIMC_REG_CISRCFMT); in fimc_hw_reset()
28 cfg = readl(dev->regs + FIMC_REG_CIGCTRL); in fimc_hw_reset()
29 cfg |= (FIMC_REG_CIGCTRL_SWRST | FIMC_REG_CIGCTRL_IRQ_LEVEL); in fimc_hw_reset()
30 writel(cfg, dev->regs + FIMC_REG_CIGCTRL); in fimc_hw_reset()
33 cfg = readl(dev->regs + FIMC_REG_CIGCTRL); in fimc_hw_reset()
34 cfg &= ~FIMC_REG_CIGCTRL_SWRST; in fimc_hw_reset()
35 writel(cfg, dev->regs + FIMC_REG_CIGCTRL); in fimc_hw_reset()
[all …]
Dfimc-lite-reg.c23 u32 cfg; in flite_hw_reset() local
25 cfg = readl(dev->regs + FLITE_REG_CIGCTRL); in flite_hw_reset()
26 cfg |= FLITE_REG_CIGCTRL_SWRST_REQ; in flite_hw_reset()
27 writel(cfg, dev->regs + FLITE_REG_CIGCTRL); in flite_hw_reset()
30 cfg = readl(dev->regs + FLITE_REG_CIGCTRL); in flite_hw_reset()
31 if (cfg & FLITE_REG_CIGCTRL_SWRST_RDY) in flite_hw_reset()
36 cfg |= FLITE_REG_CIGCTRL_SWRST; in flite_hw_reset()
37 writel(cfg, dev->regs + FLITE_REG_CIGCTRL); in flite_hw_reset()
42 u32 cfg = readl(dev->regs + FLITE_REG_CISTATUS); in flite_hw_clear_pending_irq() local
43 cfg &= ~FLITE_REG_CISTATUS_IRQ_CAM; in flite_hw_clear_pending_irq()
[all …]
/Linux-v5.10/drivers/phy/
Dphy-core-mipi-dphy.c25 struct phy_configure_opts_mipi_dphy *cfg) in phy_mipi_dphy_get_default_config() argument
30 if (!cfg) in phy_mipi_dphy_get_default_config()
39 cfg->clk_miss = 0; in phy_mipi_dphy_get_default_config()
40 cfg->clk_post = 60000 + 52 * ui; in phy_mipi_dphy_get_default_config()
41 cfg->clk_pre = 8000; in phy_mipi_dphy_get_default_config()
42 cfg->clk_prepare = 38000; in phy_mipi_dphy_get_default_config()
43 cfg->clk_settle = 95000; in phy_mipi_dphy_get_default_config()
44 cfg->clk_term_en = 0; in phy_mipi_dphy_get_default_config()
45 cfg->clk_trail = 60000; in phy_mipi_dphy_get_default_config()
46 cfg->clk_zero = 262000; in phy_mipi_dphy_get_default_config()
[all …]
/Linux-v5.10/drivers/media/platform/s3c-camif/
Dcamif-regs.c18 u32 cfg; in camif_hw_reset() local
20 cfg = camif_read(camif, S3C_CAMIF_REG_CISRCFMT); in camif_hw_reset()
21 cfg |= CISRCFMT_ITU601_8BIT; in camif_hw_reset()
22 camif_write(camif, S3C_CAMIF_REG_CISRCFMT, cfg); in camif_hw_reset()
25 cfg = camif_read(camif, S3C_CAMIF_REG_CIGCTRL); in camif_hw_reset()
26 cfg |= CIGCTRL_SWRST; in camif_hw_reset()
28 cfg |= CIGCTRL_IRQ_LEVEL; in camif_hw_reset()
29 camif_write(camif, S3C_CAMIF_REG_CIGCTRL, cfg); in camif_hw_reset()
32 cfg = camif_read(camif, S3C_CAMIF_REG_CIGCTRL); in camif_hw_reset()
33 cfg &= ~CIGCTRL_SWRST; in camif_hw_reset()
[all …]
/Linux-v5.10/tools/testing/selftests/bpf/prog_tests/
Dcore_extern.c21 #define CFG "CONFIG_BPF_SYSCALL=n\n" macro
25 const char *cfg; member
32 .cfg = "CONFIG_BPF_SYSCALL=n\n"
53 { .name = "tristate (y)", .cfg = CFG"CONFIG_TRISTATE=y\n",
55 { .name = "tristate (n)", .cfg = CFG"CONFIG_TRISTATE=n\n",
57 { .name = "tristate (m)", .cfg = CFG"CONFIG_TRISTATE=m\n",
59 { .name = "tristate (int)", .fails = 1, .cfg = CFG"CONFIG_TRISTATE=1" },
60 { .name = "tristate (bad)", .fails = 1, .cfg = CFG"CONFIG_TRISTATE=M" },
62 { .name = "bool (y)", .cfg = CFG"CONFIG_BOOL=y\n",
64 { .name = "bool (n)", .cfg = CFG"CONFIG_BOOL=n\n",
[all …]
/Linux-v5.10/drivers/pci/
Decam.c31 struct pci_config_window *cfg; in pci_ecam_create() local
39 cfg = kzalloc(sizeof(*cfg), GFP_KERNEL); in pci_ecam_create()
40 if (!cfg) in pci_ecam_create()
43 cfg->parent = dev; in pci_ecam_create()
44 cfg->ops = ops; in pci_ecam_create()
45 cfg->busr.start = busr->start; in pci_ecam_create()
46 cfg->busr.end = busr->end; in pci_ecam_create()
47 cfg->busr.flags = IORESOURCE_BUS; in pci_ecam_create()
48 bus_range = resource_size(&cfg->busr); in pci_ecam_create()
52 cfg->busr.end = busr->start + bus_range - 1; in pci_ecam_create()
[all …]
/Linux-v5.10/sound/pci/hda/
Dhda_auto_parser.c55 /* add the found input-pin to the cfg->inputs[] table */
56 static void add_auto_cfg_input_pin(struct hda_codec *codec, struct auto_pin_cfg *cfg, in add_auto_cfg_input_pin() argument
59 if (cfg->num_inputs < AUTO_CFG_MAX_INS) { in add_auto_cfg_input_pin()
60 cfg->inputs[cfg->num_inputs].pin = nid; in add_auto_cfg_input_pin()
61 cfg->inputs[cfg->num_inputs].type = type; in add_auto_cfg_input_pin()
62 cfg->inputs[cfg->num_inputs].has_boost_on_pin = in add_auto_cfg_input_pin()
64 cfg->num_inputs++; in add_auto_cfg_input_pin()
156 * Parse all pin widgets and store the useful pin nids to cfg
173 struct auto_pin_cfg *cfg, in snd_hda_parse_pin_defcfg() argument
179 struct auto_out_pin line_out[ARRAY_SIZE(cfg->line_out_pins)]; in snd_hda_parse_pin_defcfg()
[all …]
/Linux-v5.10/drivers/gpu/drm/exynos/
Dexynos_drm_fimc.c141 u32 cfg; in fimc_sw_reset() local
144 cfg = fimc_read(ctx, EXYNOS_CISTATUS); in fimc_sw_reset()
145 if (EXYNOS_CISTATUS_GET_ENVID_STATUS(cfg)) in fimc_sw_reset()
166 u32 cfg; in fimc_set_type_ctrl() local
168 cfg = fimc_read(ctx, EXYNOS_CIGCTRL); in fimc_set_type_ctrl()
169 cfg &= ~(EXYNOS_CIGCTRL_TESTPATTERN_MASK | in fimc_set_type_ctrl()
176 cfg |= (EXYNOS_CIGCTRL_SELCAM_ITU_A | in fimc_set_type_ctrl()
181 fimc_write(ctx, cfg, EXYNOS_CIGCTRL); in fimc_set_type_ctrl()
186 u32 cfg; in fimc_handle_jpeg() local
190 cfg = fimc_read(ctx, EXYNOS_CIGCTRL); in fimc_handle_jpeg()
[all …]
Dexynos_drm_gsc.c65 #define gsc_write(cfg, offset) writel(cfg, ctx->regs + (offset)) argument
381 u32 cfg; in gsc_sw_reset() local
385 cfg = (GSC_SW_RESET_SRESET); in gsc_sw_reset()
386 gsc_write(cfg, GSC_SW_RESET); in gsc_sw_reset()
390 cfg = gsc_read(GSC_SW_RESET); in gsc_sw_reset()
391 if (!cfg) in gsc_sw_reset()
396 if (cfg) { in gsc_sw_reset()
402 cfg = gsc_read(GSC_IN_BASE_ADDR_Y_MASK); in gsc_sw_reset()
403 cfg |= (GSC_IN_BASE_ADDR_MASK | in gsc_sw_reset()
405 gsc_write(cfg, GSC_IN_BASE_ADDR_Y_MASK); in gsc_sw_reset()
[all …]
/Linux-v5.10/drivers/gpu/drm/msm/hdmi/
Dhdmi_phy_8996.c219 struct hdmi_8996_phy_pll_reg_cfg *cfg) in pll_calculate() argument
286 cfg->com_svs_mode_clk_sel = 1; in pll_calculate()
288 cfg->com_svs_mode_clk_sel = 2; in pll_calculate()
290 cfg->com_hsclk_sel = (0x20 | pd.hsclk_divsel); in pll_calculate()
291 cfg->com_pll_cctrl_mode0 = cctrl; in pll_calculate()
292 cfg->com_pll_rctrl_mode0 = rctrl; in pll_calculate()
293 cfg->com_cp_ctrl_mode0 = cpctrl; in pll_calculate()
294 cfg->com_dec_start_mode0 = dec_start; in pll_calculate()
295 cfg->com_div_frac_start1_mode0 = (frac_start & 0xff); in pll_calculate()
296 cfg->com_div_frac_start2_mode0 = ((frac_start & 0xff00) >> 8); in pll_calculate()
[all …]
/Linux-v5.10/arch/x86/pci/
Dmmconfig-shared.c36 static void __init pci_mmconfig_remove(struct pci_mmcfg_region *cfg) in pci_mmconfig_remove() argument
38 if (cfg->res.parent) in pci_mmconfig_remove()
39 release_resource(&cfg->res); in pci_mmconfig_remove()
40 list_del(&cfg->list); in pci_mmconfig_remove()
41 kfree(cfg); in pci_mmconfig_remove()
46 struct pci_mmcfg_region *cfg, *tmp; in free_all_mmcfg() local
49 list_for_each_entry_safe(cfg, tmp, &pci_mmcfg_list, list) in free_all_mmcfg()
50 pci_mmconfig_remove(cfg); in free_all_mmcfg()
55 struct pci_mmcfg_region *cfg; in list_add_sorted() local
58 list_for_each_entry_rcu(cfg, &pci_mmcfg_list, list, pci_mmcfg_lock_held()) { in list_add_sorted()
[all …]
Dmmconfig_64.c21 struct pci_mmcfg_region *cfg = pci_mmconfig_lookup(seg, bus); in pci_dev_base() local
23 if (cfg && cfg->virt) in pci_dev_base()
24 return cfg->virt + (PCI_MMCFG_BUS_OFFSET(bus) | (devfn << 12)); in pci_dev_base()
99 static void __iomem *mcfg_ioremap(struct pci_mmcfg_region *cfg) in mcfg_ioremap() argument
105 start = cfg->address + PCI_MMCFG_BUS_OFFSET(cfg->start_bus); in mcfg_ioremap()
106 num_buses = cfg->end_bus - cfg->start_bus + 1; in mcfg_ioremap()
110 addr -= PCI_MMCFG_BUS_OFFSET(cfg->start_bus); in mcfg_ioremap()
116 struct pci_mmcfg_region *cfg; in pci_mmcfg_arch_init() local
118 list_for_each_entry(cfg, &pci_mmcfg_list, list) in pci_mmcfg_arch_init()
119 if (pci_mmcfg_arch_map(cfg)) { in pci_mmcfg_arch_init()
[all …]
/Linux-v5.10/drivers/net/wireless/microchip/wilc1000/
Dwlan_cfg.c140 struct wilc_cfg *cfg = &wl->cfg; in wilc_wlan_parse_response_frame() local
148 while (cfg->b[i].id != WID_NIL && cfg->b[i].id != wid) in wilc_wlan_parse_response_frame()
151 if (cfg->b[i].id == wid) in wilc_wlan_parse_response_frame()
152 cfg->b[i].val = info[4]; in wilc_wlan_parse_response_frame()
158 while (cfg->hw[i].id != WID_NIL && cfg->hw[i].id != wid) in wilc_wlan_parse_response_frame()
161 if (cfg->hw[i].id == wid) in wilc_wlan_parse_response_frame()
162 cfg->hw[i].val = get_unaligned_le16(&info[4]); in wilc_wlan_parse_response_frame()
168 while (cfg->w[i].id != WID_NIL && cfg->w[i].id != wid) in wilc_wlan_parse_response_frame()
171 if (cfg->w[i].id == wid) in wilc_wlan_parse_response_frame()
172 cfg->w[i].val = get_unaligned_le32(&info[4]); in wilc_wlan_parse_response_frame()
[all …]
/Linux-v5.10/drivers/net/ethernet/cavium/liquidio/
Docteon_config.h121 #define CFG_GET_IQ_CFG(cfg) ((cfg)->iq) argument
122 #define CFG_GET_IQ_MAX_Q(cfg) ((cfg)->iq.max_iqs) argument
123 #define CFG_GET_IQ_PENDING_LIST_SIZE(cfg) ((cfg)->iq.pending_list_size) argument
124 #define CFG_GET_IQ_INSTR_TYPE(cfg) ((cfg)->iq.instr_type) argument
125 #define CFG_GET_IQ_DB_MIN(cfg) ((cfg)->iq.db_min) argument
126 #define CFG_GET_IQ_DB_TIMEOUT(cfg) ((cfg)->iq.db_timeout) argument
128 #define CFG_GET_IQ_INTR_PKT(cfg) ((cfg)->iq.iq_intr_pkt) argument
129 #define CFG_SET_IQ_INTR_PKT(cfg, val) (cfg)->iq.iq_intr_pkt = val argument
131 #define CFG_GET_OQ_MAX_Q(cfg) ((cfg)->oq.max_oqs) argument
132 #define CFG_GET_OQ_PKTS_PER_INTR(cfg) ((cfg)->oq.pkts_per_intr) argument
[all …]
/Linux-v5.10/drivers/net/ethernet/marvell/octeontx2/af/
Dcgx.c178 u64 cfg; in cgx_lmac_addr_set() local
181 /* memcpy(&cfg, mac_addr, 6); */ in cgx_lmac_addr_set()
183 cfg = mac2u64 (mac_addr); in cgx_lmac_addr_set()
186 cfg | CGX_DMAC_CAM_ADDR_ENABLE | ((u64)lmac_id << 49)); in cgx_lmac_addr_set()
188 cfg = cgx_read(cgx_dev, lmac_id, CGXX_CMRX_RX_DMAC_CTL0); in cgx_lmac_addr_set()
189 cfg |= CGX_DMAC_CTL0_CAM_ENABLE; in cgx_lmac_addr_set()
190 cgx_write(cgx_dev, lmac_id, CGXX_CMRX_RX_DMAC_CTL0, cfg); in cgx_lmac_addr_set()
198 u64 cfg; in cgx_lmac_addr_get() local
200 cfg = cgx_read(cgx_dev, 0, CGXX_CMRX_RX_DMAC_CAM0 + lmac_id * 0x8); in cgx_lmac_addr_get()
201 return cfg & CGX_RX_DMAC_ADR_MASK; in cgx_lmac_addr_get()
[all …]
/Linux-v5.10/drivers/scsi/cxlflash/
Dmain.c45 struct cxlflash_cfg *cfg = afu->parent; in process_cmd_err() local
46 struct device *dev = &cfg->dev->dev; in process_cmd_err()
157 struct cxlflash_cfg *cfg = afu->parent; in cmd_complete() local
158 struct device *dev = &cfg->dev->dev; in cmd_complete()
176 spin_lock_irqsave(&cfg->tmf_slock, lock_flags); in cmd_complete()
177 cfg->tmf_active = false; in cmd_complete()
178 wake_up_all_locked(&cfg->tmf_waitq); in cmd_complete()
179 spin_unlock_irqrestore(&cfg->tmf_slock, lock_flags); in cmd_complete()
193 struct cxlflash_cfg *cfg = hwq->afu->parent; in flush_pending_cmds() local
213 spin_lock_irqsave(&cfg->tmf_slock, lock_flags); in flush_pending_cmds()
[all …]
/Linux-v5.10/drivers/staging/media/atomisp/pci/runtime/isys/src/
Dvirtual_isys.c36 isp2401_input_system_cfg_t *cfg,
44 isp2401_input_system_cfg_t *cfg,
104 pixelgen_tpg_cfg_t *cfg);
110 pixelgen_prbs_cfg_t *cfg);
114 csi_rx_frontend_cfg_t *cfg);
120 csi_rx_backend_cfg_t *cfg);
125 stream2mmio_cfg_t *cfg);
131 ibuf_ctrl_cfg_t *cfg);
136 isys2401_dma_cfg_t *cfg);
142 isys2401_dma_port_cfg_t *cfg);
[all …]
/Linux-v5.10/drivers/net/ethernet/cavium/thunder/
Dthunder_xcv.c67 u64 cfg; in xcv_init_hw() local
70 cfg = readq_relaxed(xcv->reg_base + XCV_RESET); in xcv_init_hw()
71 cfg &= ~DLL_RESET; in xcv_init_hw()
72 writeq_relaxed(cfg, xcv->reg_base + XCV_RESET); in xcv_init_hw()
75 cfg = readq_relaxed(xcv->reg_base + XCV_RESET); in xcv_init_hw()
76 cfg &= ~CLK_RESET; in xcv_init_hw()
77 writeq_relaxed(cfg, xcv->reg_base + XCV_RESET); in xcv_init_hw()
84 cfg = readq_relaxed(xcv->reg_base + XCV_DLL_CTL); in xcv_init_hw()
85 cfg &= ~0xFF03; in xcv_init_hw()
86 cfg |= CLKRX_BYP; in xcv_init_hw()
[all …]
/Linux-v5.10/drivers/leds/
Dleds-lp55xx-common.c44 struct lp55xx_device_config *cfg = chip->cfg; in lp55xx_reset_device() local
45 u8 addr = cfg->reset.addr; in lp55xx_reset_device()
46 u8 val = cfg->reset.val; in lp55xx_reset_device()
54 struct lp55xx_device_config *cfg = chip->cfg; in lp55xx_detect_device() local
55 u8 addr = cfg->enable.addr; in lp55xx_detect_device()
56 u8 val = cfg->enable.val; in lp55xx_detect_device()
69 if (val != cfg->enable.val) in lp55xx_detect_device()
77 struct lp55xx_device_config *cfg = chip->cfg; in lp55xx_post_init_device() local
79 if (!cfg->post_init_device) in lp55xx_post_init_device()
82 return cfg->post_init_device(chip); in lp55xx_post_init_device()
[all …]
/Linux-v5.10/drivers/phy/freescale/
Dphy-fsl-imx8-mipi-dphy.c96 struct mixel_dphy_cfg cfg; member
156 struct mixel_dphy_cfg *cfg) in mixel_dphy_config_from_opts() argument
191 cfg->cn = denominator >> i; in mixel_dphy_config_from_opts()
192 cfg->co = 1 << i; in mixel_dphy_config_from_opts()
193 cfg->cm = numerator; in mixel_dphy_config_from_opts()
195 if (cfg->cm < 16 || cfg->cm > 255 || in mixel_dphy_config_from_opts()
196 cfg->cn < 1 || cfg->cn > 32 || in mixel_dphy_config_from_opts()
197 cfg->co < 1 || cfg->co > 8) { in mixel_dphy_config_from_opts()
199 cfg->cm, cfg->cn, cfg->co); in mixel_dphy_config_from_opts()
234 cfg->m_prg_hs_prepare = n; in mixel_dphy_config_from_opts()
[all …]
/Linux-v5.10/drivers/block/rsxx/
Dconfig.c18 static void initialize_config(struct rsxx_card_cfg *cfg) in initialize_config() argument
20 cfg->hdr.version = RSXX_CFG_VERSION; in initialize_config()
22 cfg->data.block_size = RSXX_HW_BLK_SIZE; in initialize_config()
23 cfg->data.stripe_size = RSXX_HW_BLK_SIZE; in initialize_config()
24 cfg->data.vendor_id = RSXX_VENDOR_ID_IBM; in initialize_config()
25 cfg->data.cache_order = (-1); in initialize_config()
26 cfg->data.intr_coal.mode = RSXX_INTR_COAL_DISABLED; in initialize_config()
27 cfg->data.intr_coal.count = 0; in initialize_config()
28 cfg->data.intr_coal.latency = 0; in initialize_config()
31 static u32 config_data_crc32(struct rsxx_card_cfg *cfg) in config_data_crc32() argument
[all …]
/Linux-v5.10/drivers/acpi/
Dacpi_configfs.c22 struct config_item cfg; member
27 static ssize_t acpi_table_aml_write(struct config_item *cfg, in acpi_table_aml_write() argument
37 table = container_of(cfg, struct acpi_table, cfg); in acpi_table_aml_write()
54 table = container_of(cfg, struct acpi_table, cfg); in acpi_table_aml_write()
69 static inline struct acpi_table_header *get_header(struct config_item *cfg) in get_header() argument
71 struct acpi_table *table = container_of(cfg, struct acpi_table, cfg); in get_header()
79 static ssize_t acpi_table_aml_read(struct config_item *cfg, in acpi_table_aml_read() argument
82 struct acpi_table_header *h = get_header(cfg); in acpi_table_aml_read()
102 static ssize_t acpi_table_signature_show(struct config_item *cfg, char *str) in acpi_table_signature_show() argument
104 struct acpi_table_header *h = get_header(cfg); in acpi_table_signature_show()
[all …]
/Linux-v5.10/net/netfilter/
Dxt_hashlimit.c122 struct hashlimit_cfg3 cfg; /* config */ member
142 struct hashlimit_cfg1 *cfg = (struct hashlimit_cfg1 *)from; in cfg_copy() local
144 to->mode = cfg->mode; in cfg_copy()
145 to->avg = cfg->avg; in cfg_copy()
146 to->burst = cfg->burst; in cfg_copy()
147 to->size = cfg->size; in cfg_copy()
148 to->max = cfg->max; in cfg_copy()
149 to->gc_interval = cfg->gc_interval; in cfg_copy()
150 to->expire = cfg->expire; in cfg_copy()
151 to->srcmask = cfg->srcmask; in cfg_copy()
[all …]
/Linux-v5.10/drivers/clk/sprd/
Dpll.c32 #define pinternal(pll, cfg, member) \ argument
33 (cfg[pindex(pll, member)] & pmask(pll, member))
35 #define pinternal_val(pll, cfg, member) \ argument
36 (pinternal(pll, cfg, member) >> pshift(pll, member))
101 u32 *cfg; in _sprd_pll_recalc_rate() local
107 cfg = kcalloc(regs_num, sizeof(*cfg), GFP_KERNEL); in _sprd_pll_recalc_rate()
108 if (!cfg) in _sprd_pll_recalc_rate()
112 cfg[i] = sprd_pll_read(pll, i); in _sprd_pll_recalc_rate()
116 if (pinternal(pll, cfg, PLL_PREDIV)) in _sprd_pll_recalc_rate()
120 ((pll->fflag == 1 && pinternal(pll, cfg, PLL_POSTDIV)) || in _sprd_pll_recalc_rate()
[all …]

12345678910>>...67