Searched +full:at +full:- +full:compatible (Results 1 – 25 of 1060) sorted by relevance
12345678910>>...43
/Linux-v6.6/arch/arm/boot/dts/ti/omap/ |
D | omap54xx-clocks.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 9 #clock-cells = <0>; 10 compatible = "fixed-clock"; 11 clock-output-names = "pad_clks_src_ck"; 12 clock-frequency = <12000000>; 16 #clock-cells = <0>; 17 compatible = "ti,gate-clock"; 18 clock-output-names = "pad_clks_ck"; 20 ti,bit-shift = <8>; 25 #clock-cells = <0>; [all …]
|
D | dra7xx-clocks.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 8 atl_clkin0_ck: clock-atl-clkin0 { 9 #clock-cells = <0>; 10 compatible = "ti,dra7-atl-clock"; 11 clock-output-names = "atl_clkin0_ck"; 15 atl_clkin1_ck: clock-atl-clkin1 { 16 #clock-cells = <0>; 17 compatible = "ti,dra7-atl-clock"; 18 clock-output-names = "atl_clkin1_ck"; 22 atl_clkin2_ck: clock-atl-clkin2 { [all …]
|
D | omap44xx-clocks.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 9 #clock-cells = <0>; 10 compatible = "fixed-clock"; 11 clock-output-names = "extalt_clkin_ck"; 12 clock-frequency = <59000000>; 16 #clock-cells = <0>; 17 compatible = "fixed-clock"; 18 clock-output-names = "pad_clks_src_ck"; 19 clock-frequency = <12000000>; 23 #clock-cells = <0>; [all …]
|
D | omap3xxx-clocks.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 9 #clock-cells = <0>; 10 compatible = "fixed-clock"; 11 clock-frequency = <16800000>; 15 #clock-cells = <0>; 16 compatible = "ti,mux-clock"; 22 #clock-cells = <0>; 23 compatible = "ti,divider-clock"; 25 ti,bit-shift = <6>; 26 ti,max-div = <3>; [all …]
|
D | am3517.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-only 5 * Copyright (C) 2013 Texas Instruments Incorporated - https://www.ti.com/ 11 /delete-node/ &aes1_target; 12 /delete-node/ &aes2_target; 23 operating-points-v2 = <&cpu0_opp_table>; 25 clock-latency = <300000>; /* From legacy driver */ 29 cpu0_opp_table: opp-table { 30 compatible = "operating-points-v2-ti-cpu"; 34 * appear to operate at 300MHz as well. Since AM3517 only 35 * lists one operating voltage, it will remain fixed at 1.2V [all …]
|
/Linux-v6.6/Documentation/devicetree/ |
D | usage-model.rst | 1 .. SPDX-License-Identifier: GPL-2.0 13 at devicetree.org\ [1]_. 44 ---------- 48 Device Tree to discover the topology of the hardware at runtime, and 56 In 2005, when PowerPC Linux began a major cleanup and to merge 32-bit 57 and 64-bit support, the decision was made to require DT support on all 61 blob without requiring a real Open Firmware implementation. U-Boot, 63 Device Tree Binary (dtb) and to modify a dtb at boot time. DT was 66 existing non-DT aware firmware. 69 all architectures. At the time of this writing, 6 mainlined [all …]
|
/Linux-v6.6/Documentation/devicetree/bindings/mips/img/ |
D | xilfpga.txt | 14 the ARTIX-7 FPGA by Xilinx. 18 - microAptiv UP core m14Kc 19 - 50MHz clock speed 20 - 128Mbyte DDR RAM at 0x0000_0000 21 - 8Kbyte RAM at 0x1000_0000 22 - axi_intc at 0x1020_0000 23 - axi_uart16550 at 0x1040_0000 24 - axi_gpio at 0x1060_0000 25 - axi_i2c at 0x10A0_0000 26 - custom_gpio at 0x10C0_0000 [all …]
|
/Linux-v6.6/Documentation/devicetree/bindings/powerpc/fsl/ |
D | mpic.txt | 7 and QorIQ processors and is compatible with the Open PIC. The 14 - compatible 18 controllers compatible with this binding have Block 19 Revision Registers BRR1 and BRR2 at offset 0x0 and 22 - reg 24 Value type: <prop-encoded-array> 29 - interrupt-controller 35 - #interrupt-cells 39 specifiers do not contain the interrupt-type or type-specific 42 - #address-cells [all …]
|
/Linux-v6.6/Documentation/devicetree/bindings/bus/ |
D | arm,integrator-ap-lm.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/bus/arm,integrator-ap-lm.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Linus Walleij <linusw@kernel.org> 15 determine if a logic module is connected at index 0, 1, 2 or 3. The logic 17 then have their own specific per-module bindings and they will be described 21 "#address-cells": 24 "#size-cells": 27 compatible: [all …]
|
/Linux-v6.6/Documentation/devicetree/bindings/arm/omap/ |
D | omap.txt | 11 to move data from hwmod to device-tree representation. 15 - compatible: Every devices present in OMAP SoC should be in the 17 - ti,hwmods: list of hwmod names (ascii strings), that comes from the OMAP 18 HW documentation, attached to a device. Must contain at least 22 - ti,no_idle_on_suspend: When present, it prevents the PM to idle the module 24 - ti,no-reset-on-init: When present, the module should not be reset at init 25 - ti,no-idle-on-init: When present, the module should not be idled at init 26 - ti,no-idle: When present, the module is never allowed to idle. 31 compatible = "ti,omap4-spinlock"; 37 - General Purpose devices [all …]
|
/Linux-v6.6/Documentation/devicetree/bindings/sram/ |
D | sram.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Generic on-chip SRAM 10 - Rob Herring <robh@kernel.org> 19 Following the generic-names recommended practice, node names should 27 compatible: 30 - mmio-sram 31 - amlogic,meson-gxbb-sram 32 - arm,juno-sram-ns [all …]
|
/Linux-v6.6/arch/arm/boot/dts/gemini/ |
D | gemini.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 6 #include <dt-bindings/interrupt-controller/irq.h> 7 #include <dt-bindings/clock/cortina,gemini-clock.h> 8 #include <dt-bindings/reset/cortina,gemini-reset.h> 9 #include <dt-bindings/gpio/gpio.h> 13 #address-cells = <1>; 14 #size-cells = <1>; 16 compatible = "simple-bus"; 17 interrupt-parent = <&intcon>; 20 compatible = "cortina,gemini-flash", "cfi-flash"; [all …]
|
/Linux-v6.6/Documentation/arch/arm/google/ |
D | chromebook-boot-flow.rst | 1 .. SPDX-License-Identifier: GPL-2.0 16 - Board name, specified at depthcharge_ compile time. This is $(BOARD) below. 17 - Board revision number, determined at runtime (perhaps by reading GPIO 19 - SKU number, read from GPIO strappings at boot time. This is $(SKU) below. 23 - google,$(BOARD)-rev$(REV)-sku$(SKU) 24 - google,$(BOARD)-rev$(REV) 25 - google,$(BOARD)-sku$(SKU) 26 - google,$(BOARD) 31 Note that for some boards there may be extra board-specific logic to inject 35 find one that matches the most specific compatible. It will then look [all …]
|
/Linux-v6.6/arch/powerpc/boot/dts/fsl/ |
D | mpc8536si-post.dtsi | 20 * Foundation, either version 2 of that License or (at your option) any 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,mpc8536-elbc", "fsl,elbc", "simple-bus"; 42 /* controller at 0x8000 */ 44 compatible = "fsl,mpc8540-pci"; 47 bus-range = <0 0xff>; 48 #interrupt-cells = <1>; 49 #size-cells = <2>; 50 #address-cells = <3>; [all …]
|
D | mpc8544si-post.dtsi | 20 * Foundation, either version 2 of that License or (at your option) any 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,mpc8544-lbc", "fsl,pq3-localbus", "simple-bus"; 42 /* controller at 0x8000 */ 44 compatible = "fsl,mpc8540-pci"; 47 bus-range = <0 0xff>; 48 #interrupt-cells = <1>; 49 #size-cells = <2>; 50 #address-cells = <3>; [all …]
|
D | mpc8548si-post.dtsi | 20 * Foundation, either version 2 of that License or (at your option) any 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,mpc8548-lbc", "fsl,pq3-localbus", "simple-bus"; 42 /* controller at 0x8000 */ 44 compatible = "fsl,mpc8540-pcix", "fsl,mpc8540-pci"; 47 bus-range = <0 0xff>; 48 #interrupt-cells = <1>; 49 #size-cells = <2>; 50 #address-cells = <3>; [all …]
|
D | p1023si-post.dtsi | 4 * Copyright 2011 - 2014 Freescale Semiconductor Inc. 20 * Foundation, either version 2 of that License or (at your option) any 36 compatible = "fsl,bman-fbpr"; 37 alloc-ranges = <0 0 0x10 0>; 41 compatible = "fsl,qman-fqd"; 42 alloc-ranges = <0 0 0x10 0>; 46 compatible = "fsl,qman-pfdr"; 47 alloc-ranges = <0 0 0x10 0>; 51 #address-cells = <2>; 52 #size-cells = <1>; [all …]
|
D | mpc8572si-post.dtsi | 20 * Foundation, either version 2 of that License or (at your option) any 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,mpc8572-elbc", "fsl,elbc", "simple-bus"; 42 /* controller at 0x8000 */ 44 compatible = "fsl,mpc8548-pcie"; 46 #size-cells = <2>; 47 #address-cells = <3>; 48 bus-range = <0 255>; 49 clock-frequency = <33333333>; [all …]
|
D | p2020si-post.dtsi | 20 * Foundation, either version 2 of that License or (at your option) any 36 #address-cells = <2>; 37 #size-cells = <1>; 38 compatible = "fsl,p2020-elbc", "fsl,elbc", "simple-bus"; 42 /* controller at 0xa000 */ 44 compatible = "fsl,mpc8548-pcie"; 46 #size-cells = <2>; 47 #address-cells = <3>; 48 bus-range = <0 255>; 49 clock-frequency = <33333333>; [all …]
|
D | p1022si-post.dtsi | 20 * Foundation, either version 2 of that License or (at your option) any 36 #address-cells = <2>; 37 #size-cells = <1>; 39 * The localbus on the P1022 is not a simple-bus because of the eLBC 42 compatible = "fsl,p1022-elbc", "fsl,elbc"; 47 /* controller at 0x9000 */ 49 compatible = "fsl,mpc8548-pcie"; 51 #size-cells = <2>; 52 #address-cells = <3>; 53 bus-range = <0 255>; [all …]
|
/Linux-v6.6/Documentation/devicetree/bindings/clock/ti/ |
D | divider.txt | 3 Binding status: Unstable - ABI compatibility may be broken in the future 6 register-mapped adjustable clock rate divider that does not gate and has 17 ti,index-starts-at-one - valid divisor values start at 1, not the default 24 ti,index-power-of-two - valid divisor values are powers of two. E.g: 41 Any zero value in this array means the corresponding bit-value is invalid 52 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt 56 - compatible : shall be "ti,divider-clock" or "ti,composite-divider-clock". 57 - #clock-cells : from common clock binding; shall be set to 0. 58 - clocks : link to phandle of parent clock 59 - reg : offset for register controlling adjustable divider [all …]
|
D | mux.txt | 3 Binding status: Unstable - ABI compatibility may be broken in the future 6 register-mapped multiplexer with multiple input clock signals or 23 into the register, instead indexing begins at 1. The optional property 24 "index-starts-at-one" modified the scheme as follows: 36 [1] Documentation/devicetree/bindings/clock/clock-bindings.txt 39 - compatible : shall be "ti,mux-clock" or "ti,composite-mux-clock". 40 - #clock-cells : from common clock binding; shall be set to 0. 41 - clocks : link phandles of parent clocks 42 - reg : register offset for register controlling adjustable mux 45 - clock-output-names : from common clock binding. [all …]
|
/Linux-v6.6/Documentation/devicetree/bindings/rtc/ |
D | allwinner,sun6i-a31-rtc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/rtc/allwinner,sun6i-a31-rtc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 "#clock-cells": 17 compatible: 19 - enum: 20 - allwinner,sun6i-a31-rtc [all …]
|
/Linux-v6.6/Documentation/devicetree/bindings/cpu/ |
D | cpu-capacity.txt | 6 1 - Introduction 15 2 - CPU capacity definition 19 heterogeneity. Such heterogeneity can come from micro-architectural differences 20 (e.g., ARM big.LITTLE systems) or maximum frequency at which CPUs can run 23 capture a first-order approximation of the relative performance of CPUs. 29 * A "single-threaded" or CPU affine benchmark 36 CPU capacities are obtained by running the Dhrystone benchmark on each CPU at 38 by the frequency (in MHz) at which the benchmark has been run, so that 43 3 - capacity-dmips-mhz 46 capacity-dmips-mhz is an optional cpu node [1] property: u32 value [all …]
|
/Linux-v6.6/arch/arm/boot/dts/intel/ixp/ |
D | intel-ixp42x-dlink-dsm-g600.dts | 1 // SPDX-License-Identifier: ISC 3 * Device Tree file for D-Link DSM-G600 revision A based on IXP420 11 /dts-v1/; 13 #include "intel-ixp42x.dtsi" 14 #include <dt-bindings/input/input.h> 17 model = "D-Link DSM-G600 rev A"; 18 compatible = "dlink,dsm-g600-a", "intel,ixp42x"; 19 #address-cells = <1>; 20 #size-cells = <1>; 30 stdout-path = "uart0:115200n8"; [all …]
|
12345678910>>...43