Home
last modified time | relevance | path

Searched full:a15 (Results 1 – 25 of 159) sorted by relevance

1234567

/Linux-v5.10/arch/arm/boot/dts/
Daxm5516-cpus.dtsi74 compatible = "arm,cortex-a15";
82 compatible = "arm,cortex-a15";
90 compatible = "arm,cortex-a15";
98 compatible = "arm,cortex-a15";
106 compatible = "arm,cortex-a15";
114 compatible = "arm,cortex-a15";
122 compatible = "arm,cortex-a15";
130 compatible = "arm,cortex-a15";
138 compatible = "arm,cortex-a15";
146 compatible = "arm,cortex-a15";
[all …]
Decx-2000.dts22 compatible = "arm,cortex-a15";
30 compatible = "arm,cortex-a15";
38 compatible = "arm,cortex-a15";
46 compatible = "arm,cortex-a15";
70 compatible = "arm,cortex-a15-timer", "arm,armv7-timer"; interrupts = <1 13 0xf08>,
83 compatible = "arm,cortex-a15-gic";
Dvexpress-v2p-ca15_a7.dts40 compatible = "arm,cortex-a15";
50 compatible = "arm,cortex-a15";
150 compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
226 pmu-a15 {
227 compatible = "arm,cortex-a15-pmu";
257 /* A15 PLL 0 reference clock */
266 /* A15 PLL 1 reference clock */
337 volt-a15 {
338 /* A15 CPU core voltage */
341 regulator-name = "A15 Vcore";
[all …]
Dalpine.dtsi47 compatible = "arm,cortex-a15";
54 compatible = "arm,cortex-a15";
61 compatible = "arm,cortex-a15";
68 compatible = "arm,cortex-a15";
83 compatible = "arm,cortex-a15-timer",
95 compatible = "arm,cortex-a15-gic";
122 compatible = "arm,cortex-a15-pmu";
Dhip04.dtsi89 compatible = "arm,cortex-a15";
94 compatible = "arm,cortex-a15";
99 compatible = "arm,cortex-a15";
104 compatible = "arm,cortex-a15";
109 compatible = "arm,cortex-a15";
114 compatible = "arm,cortex-a15";
119 compatible = "arm,cortex-a15";
124 compatible = "arm,cortex-a15";
129 compatible = "arm,cortex-a15";
134 compatible = "arm,cortex-a15";
[all …]
Dexynos5420-cpus.dtsi9 * boards: CPU[0123] being the A15.
14 * Exynos5420 and Exynos5800 always boot from Cortex-A15. On Exynos5422
27 compatible = "arm,cortex-a15";
39 compatible = "arm,cortex-a15";
51 compatible = "arm,cortex-a15";
63 compatible = "arm,cortex-a15";
Dxenvm-4.2.dts6 * Cortex-A15 MPCore (V2P-CA15)
30 compatible = "arm,cortex-a15";
36 compatible = "arm,cortex-a15";
55 compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
Dexynos5422-cpus.dtsi13 * Exynos5420 and Exynos5800 always boot from Cortex-A15. On Exynos5422
78 compatible = "arm,cortex-a15";
91 compatible = "arm,cortex-a15";
104 compatible = "arm,cortex-a15";
117 compatible = "arm,cortex-a15";
Dkeystone-k2e.dtsi21 compatible = "arm,cortex-a15";
27 compatible = "arm,cortex-a15";
33 compatible = "arm,cortex-a15";
39 compatible = "arm,cortex-a15";
Dvexpress-v2p-ca15-tc1.dts6 * Cortex-A15 MPCore (V2P-CA15)
40 compatible = "arm,cortex-a15";
46 compatible = "arm,cortex-a15";
95 compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
136 compatible = "arm,cortex-a15-pmu";
Dkeystone-k2hk.dtsi21 compatible = "arm,cortex-a15";
27 compatible = "arm,cortex-a15";
33 compatible = "arm,cortex-a15";
39 compatible = "arm,cortex-a15";
Dexynos5410.dtsi35 compatible = "arm,cortex-a15";
42 compatible = "arm,cortex-a15";
49 compatible = "arm,cortex-a15";
56 compatible = "arm,cortex-a15";
Dmt8135.dtsi59 compatible = "arm,cortex-a15";
65 compatible = "arm,cortex-a15";
213 compatible = "arm,cortex-a15-gic";
/Linux-v5.10/arch/c6x/kernel/
Dentry.S65 ADD .D1X SP,-8,A15
66 || STDW .D2T1 A15:A14,*SP--[16] ; save A15:A14
69 || STDW .D1T1 A13:A12,*A15--[1]
73 || STDW .D1T1 A11:A10,*A15--[1]
77 || STDW .D1T1 A9:A8,*A15--[1]
80 || STDW .D1T1 A7:A6,*A15--[1]
84 || STDW .D1T1 A5:A4,*A15--[1]
87 || STDW .D1T1 A3:A2,*A15--[1]
91 || STDW .D1T1 A1:A0,*A15--[1]
95 || STDW .D1T1 A31:A30,*A15--[1]
[all …]
Dswitch_to.S37 || STDW .D1T1 A15:A14,*+A4(THREAD_A15_14)
53 || LDDW .D1T1 *+A5(THREAD_A15_14),A15:A14
/Linux-v5.10/arch/xtensa/include/asm/
Datomic.h28 * rsil a15, TOPLEVEL
30 * wsr a15, PS
33 * Note that a15 is used here because the register allocation
36 * a15 in the rsil, the machine is guaranteed to be in a state
188 " rsil a15, "__stringify(TOPLEVEL)"\n" \
192 " wsr a15, ps\n" \
196 : "a15", "memory" \
206 " rsil a15,"__stringify(TOPLEVEL)"\n" \
210 " wsr a15, ps\n" \
214 : "a15", "memory" \
[all …]
Dcmpxchg.h55 " rsil a15, "__stringify(TOPLEVEL)"\n" in __cmpxchg_u32()
60 " wsr a15, ps\n" in __cmpxchg_u32()
64 : "a15", "memory"); in __cmpxchg_u32()
119 * Note that a15 is used here because the register allocation
122 * a15 in the rsil, the machine is guaranteed to be in a state
160 " rsil a15, "__stringify(TOPLEVEL)"\n" in xchg_u32()
163 " wsr a15, ps\n" in xchg_u32()
167 : "a15", "memory"); in xchg_u32()
/Linux-v5.10/Documentation/devicetree/bindings/arm/cpu-enable-method/
Dal,alpine-smp12 Compatible CPUs: "arm,cortex-a15"
48 compatible = "arm,cortex-a15";
54 compatible = "arm,cortex-a15";
60 compatible = "arm,cortex-a15";
66 compatible = "arm,cortex-a15";
/Linux-v5.10/arch/arm64/crypto/
Dchacha-neon-core.S183 a15 .req w28
236 mov a15, v15.s[0]
262 eor a15, a15, a3
271 ror a15, a15, #16
284 add a11, a11, a15
329 eor a15, a15, a3
338 ror a15, a15, #24
351 add a11, a11, a15
390 eor a15, a15, a0
399 ror a15, a15, #16
[all …]
/Linux-v5.10/arch/arm/mach-sunxi/
Dheadsmp.S9 * SMP support for sunxi based systems with Cortex A7/A15
23 * Cortex-A15. These settings are from the vendor kernel.
34 /* The following is Cortex-A15 specific */
55 /* End of Cortex-A15 specific setup */
/Linux-v5.10/Documentation/devicetree/bindings/interrupt-controller/
Darm,gic.yaml30 - arm,cortex-a15-gic
45 - arm,cortex-a15-gic
54 - const: arm,cortex-a15-gic
124 - const: PERIPHCLKEN # for "arm,cortex-a15-gic"
196 compatible = "arm,cortex-a15-gic";
/Linux-v5.10/arch/arm/include/debug/
Dexynos.S23 teq \tmp, #0xf0 @@ A15
27 teq \tmp, #0x100 @@ A15 + A7 but boot to A7
/Linux-v5.10/Documentation/devicetree/bindings/arm/
Dcpu-capacity.txt206 compatible = "arm,cortex-a15";
213 compatible = "arm,cortex-a15";
220 compatible = "arm,cortex-a15";
227 compatible = "arm,cortex-a15";
Darm,vexpress-juno.yaml57 - description: Coretile Express A15x2 (V2P-CA15) has 2 Cortex A15 CPU
64 A15 CPU cores in a test chip on the core tile. This is the first test
70 - description: Coretile Express A15x2 A7x3 (V2P-CA15_A7) has 2 Cortex A15
/Linux-v5.10/Documentation/devicetree/bindings/timer/
Darm,arch_timer.yaml26 - arm,cortex-a15-timer
102 compatible = "arm,cortex-a15-timer",

1234567