Searched +full:5 +full:p49v5923 (Results 1 – 4 of 4) sorted by relevance
/Linux-v5.10/Documentation/devicetree/bindings/clock/ |
D | idt,versaclock5.yaml | 7 title: Binding for IDT VersaClock 5 and 6 programmable I2C clock generators 10 The IDT VersaClock 5 and VersaClock 6 are programmable I2C 16 - 5P49V5923: 21 - 5P49V5933: 39 - idt,5p49v5923 40 - idt,5p49v5925 41 - idt,5p49v5933 42 - idt,5p49v5935 43 - idt,5p49v6901 44 - idt,5p49v6965 [all …]
|
/Linux-v5.10/arch/arm64/boot/dts/renesas/ |
D | salvator-x.dtsi | 23 compatible = "idt,5p49v5923";
|
D | hihope-common.dtsi | 185 compatible = "idt,5p49v5923"; 318 interrupts = <5 IRQ_TYPE_LEVEL_HIGH>;
|
/Linux-v5.10/drivers/clk/ |
D | clk-versaclock5.c | 3 * Driver for IDT Versaclock 5 94 #define VC5_CLK_OUTPUT_CFG0_CFG_SHIFT 5 122 #define VC5_GLOBAL_REGISTER_GLOBAL_RESET BIT(5) 133 #define VC5_MAX_CLK_OUT_NUM 5 416 u8 fb[5]; in vc5_pll_recalc_rate() 418 regmap_bulk_read(vc5->regmap, VC5_FEEDBACK_INT_DIV, fb, 5); in vc5_pll_recalc_rate() 460 u8 fb[5]; in vc5_pll_set_rate() 468 return regmap_bulk_write(vc5->regmap, VC5_FEEDBACK_INT_DIV, fb, 5); in vc5_pll_set_rate() 1076 .clk_out_cnt = 5, 1090 .clk_out_cnt = 5, [all …]
|