Home
last modified time | relevance | path

Searched full:480000000 (Results 1 – 25 of 65) sorted by relevance

123

/Linux-v5.15/Documentation/devicetree/bindings/opp/
Dallwinner,sun50i-h6-operating-points.yaml71 opp-480000000 {
73 opp-hz = /bits/ 64 <480000000>;
Dqcom-nvmem-cpufreq.txt172 opp-480000000 {
173 opp-hz = /bits/ 64 <480000000>;
383 opp-480000000 {
384 opp-hz = /bits/ 64 <480000000>;
/Linux-v5.15/arch/arm64/boot/dts/allwinner/
Dsun50i-h6-cpu-opp.dtsi11 opp-480000000 {
13 opp-hz = /bits/ 64 <480000000>;
/Linux-v5.15/drivers/media/platform/qcom/camss/
Dcamss.c257 320000000, 480000000, 600000000 },
275 320000000, 480000000, 600000000 },
435 300000000, 404000000, 480000000,
456 300000000, 404000000, 480000000,
554 { 19200000, 100000000, 320000000, 404000000, 480000000, 600000000 },
574 { 19200000, 100000000, 320000000, 404000000, 480000000, 600000000 },
594 { 19200000, 100000000, 320000000, 404000000, 480000000, 600000000 },
616 { 19200000, 100000000, 320000000, 404000000, 480000000, 600000000 },
636 { 19200000, 100000000, 320000000, 404000000, 480000000, 600000000 },
656 { 19200000, 100000000, 320000000, 404000000, 480000000, 600000000 },
/Linux-v5.15/arch/arm64/boot/dts/renesas/
Dr8a774b1-hihope-rzg2n-rev2.dts22 memory@480000000 {
Dr8a774b1-hihope-rzg2n.dts22 memory@480000000 {
Dr8a77961-ulcb.dts22 memory@480000000 {
Dr8a77961-salvator-xs.dts22 memory@480000000 {
Dr8a779m3-salvator-xs.dts26 memory@480000000 {
Dr8a779m3-ulcb.dts25 memory@480000000 {
/Linux-v5.15/Documentation/devicetree/bindings/mmc/
Dsdhci-atmel.txt32 assigned-clock-rates = <480000000>;
/Linux-v5.15/Documentation/devicetree/bindings/media/i2c/
Dsony,imx214.yaml118 link-frequencies = /bits/ 64 <480000000>;
/Linux-v5.15/arch/mips/ralink/
Drt3883.c42 cpu_rate = 480000000; in ralink_clk_init()
/Linux-v5.15/drivers/clk/mxs/
Dclk-imx28.c168 clks[pll0] = mxs_clk_pll("pll0", "ref_xtal", PLL0CTRL0, 17, 480000000); in mx28_clocks_init()
169 clks[pll1] = mxs_clk_pll("pll1", "ref_xtal", PLL1CTRL0, 17, 480000000); in mx28_clocks_init()
Dclk-imx23.c113 clks[pll] = mxs_clk_pll("pll", "ref_xtal", PLLCTRL0, 16, 480000000); in mx23_clocks_init()
/Linux-v5.15/drivers/phy/
Dphy-lpc18xx-usb-otg.c33 ret = clk_set_rate(lpc->clk, 480000000); in lpc18xx_usb_otg_phy_init()
/Linux-v5.15/arch/arm/boot/dts/
Dsun8i-a33.dtsi77 opp-480000000 {
78 opp-hz = /bits/ 64 <480000000>;
Dsun8i-a83t.dtsi207 opp-480000000 {
208 opp-hz = /bits/ 64 <480000000>;
260 opp-480000000 {
261 opp-hz = /bits/ 64 <480000000>;
Dsam9x60.dtsi86 assigned-clock-rates = <480000000>;
106 assigned-clock-rates = <480000000>;
/Linux-v5.15/drivers/clk/tegra/
Dclk-tegra114.c457 { 12000000, 480000000, 960, 12, 2, 12 },
458 { 13000000, 480000000, 960, 13, 2, 12 },
459 { 16800000, 480000000, 400, 7, 2, 5 },
460 { 19200000, 480000000, 200, 4, 2, 3 },
461 { 26000000, 480000000, 960, 26, 2, 12 },
470 .vco_min = 480000000,
Dclk-tegra30.c276 { 12000000, 480000000, 960, 12, 2, 12 },
277 { 13000000, 480000000, 960, 13, 2, 12 },
278 { 16800000, 480000000, 400, 7, 2, 5 },
279 { 19200000, 480000000, 200, 4, 2, 3 },
280 { 26000000, 480000000, 960, 26, 2, 12 },
1247 { TEGRA30_CLK_PLL_U, TEGRA30_CLK_CLK_MAX, 480000000, 0 },
Dclk-tegra124.c720 { 12000000, 480000000, 960, 12, 2, 12 },
721 { 13000000, 480000000, 960, 13, 2, 12 },
722 { 16800000, 480000000, 400, 7, 2, 5 },
723 { 19200000, 480000000, 200, 4, 2, 3 },
724 { 26000000, 480000000, 960, 26, 2, 12 },
733 .vco_min = 480000000,
Dclk-tegra20.c213 { 12000000, 480000000, 960, 12, 1, 0 },
214 { 13000000, 480000000, 960, 13, 1, 0 },
215 { 19200000, 480000000, 200, 4, 1, 0 },
216 { 26000000, 480000000, 960, 26, 1, 0 },
/Linux-v5.15/drivers/clk/imx/
Dclk-pfdv2.c105 480000000, in clk_pfdv2_determine_rate()
/Linux-v5.15/drivers/clk/at91/
Dclk-utmi.c20 #define UTMI_RATE 480000000

123