/Linux-v6.1/include/math-emu/ |
D | op-4.h | 28 #define _FP_FRAC_DECL_4(X) _FP_W_TYPE X##_f[4] argument 31 D##_f[2] = S##_f[2], D##_f[3] = S##_f[3]) 32 #define _FP_FRAC_SET_4(X,I) __FP_FRAC_SET_4(X, I) argument 33 #define _FP_FRAC_HIGH_4(X) (X##_f[3]) argument 34 #define _FP_FRAC_LOW_4(X) (X##_f[0]) argument 35 #define _FP_FRAC_WORD_4(X,w) (X##_f[w]) argument 37 #define _FP_FRAC_SLL_4(X,N) \ argument 44 for (_i = 3; _i >= _skip; --_i) \ 45 X##_f[_i] = X##_f[_i-_skip]; \ 48 for (_i = 3; _i > _skip; --_i) \ [all …]
|
/Linux-v6.1/drivers/net/ethernet/mscc/ |
D | ocelot_rew.h | 13 #define REW_PORT_VLAN_CFG_PORT_TPID(x) (((x) << 16) & GENMASK(31, 16)) argument 15 #define REW_PORT_VLAN_CFG_PORT_TPID_X(x) (((x) & GENMASK(31, 16)) >> 16) argument 17 #define REW_PORT_VLAN_CFG_PORT_PCP(x) (((x) << 12) & GENMASK(14, 12)) argument 19 #define REW_PORT_VLAN_CFG_PORT_PCP_X(x) (((x) & GENMASK(14, 12)) >> 12) argument 20 #define REW_PORT_VLAN_CFG_PORT_VID(x) ((x) & GENMASK(11, 0)) argument 25 #define REW_TAG_CFG_TAG_CFG(x) (((x) << 7) & GENMASK(8, 7)) argument 27 #define REW_TAG_CFG_TAG_CFG_X(x) (((x) & GENMASK(8, 7)) >> 7) argument 28 #define REW_TAG_CFG_TAG_TPID_CFG(x) (((x) << 5) & GENMASK(6, 5)) argument 30 #define REW_TAG_CFG_TAG_TPID_CFG_X(x) (((x) & GENMASK(6, 5)) >> 5) argument 32 #define REW_TAG_CFG_TAG_PCP_CFG(x) (((x) << 2) & GENMASK(3, 2)) argument [all …]
|
D | ocelot_qs.h | 20 #define XTR_VALID_BYTES(x) (4 - (((x) >> 24) & 3)) argument 24 #define QS_XTR_GRP_CFG_MODE(x) (((x) << 2) & GENMASK(3, 2)) argument 25 #define QS_XTR_GRP_CFG_MODE_M GENMASK(3, 2) 26 #define QS_XTR_GRP_CFG_MODE_X(x) (((x) & GENMASK(3, 2)) >> 2) argument 34 #define QS_XTR_CFG_DP_WM(x) (((x) << 5) & GENMASK(7, 5)) argument 36 #define QS_XTR_CFG_DP_WM_X(x) (((x) & GENMASK(7, 5)) >> 5) argument 37 #define QS_XTR_CFG_SCH_WM(x) (((x) << 2) & GENMASK(4, 2)) argument 39 #define QS_XTR_CFG_SCH_WM_X(x) (((x) & GENMASK(4, 2)) >> 2) argument 40 #define QS_XTR_CFG_OFLW_ERR_STICKY(x) ((x) & GENMASK(1, 0)) argument 45 #define QS_INJ_GRP_CFG_MODE(x) (((x) << 2) & GENMASK(3, 2)) argument [all …]
|
/Linux-v6.1/arch/csky/include/asm/ |
D | uaccess.h | 11 #define __put_user_asm_b(x, ptr, err) \ argument 16 " br 3f \n" \ 17 "2: mov %0, %3 \n" \ 18 " br 3f \n" \ 23 "3: \n" \ 24 : "=r"(err), "=r"(x), "=r"(ptr), "=r"(errcode) \ 25 : "0"(err), "1"(x), "2"(ptr), "3"(-EFAULT) \ 29 #define __put_user_asm_h(x, ptr, err) \ argument 34 " br 3f \n" \ 35 "2: mov %0, %3 \n" \ [all …]
|
/Linux-v6.1/drivers/comedi/drivers/ |
D | ni_tio_internal.h | 14 #define NITIO_AUTO_INC_REG(x) (NITIO_G0_AUTO_INC + (x)) argument 16 #define NITIO_CMD_REG(x) (NITIO_G0_CMD + (x)) argument 21 #define GI_CNT_DIR(x) (((x) & 0x3) << 5) argument 22 #define GI_CNT_DIR_MASK GI_CNT_DIR(3) 32 #define NITIO_HW_SAVE_REG(x) (NITIO_G0_HW_SAVE + (x)) argument 33 #define NITIO_SW_SAVE_REG(x) (NITIO_G0_SW_SAVE + (x)) argument 34 #define NITIO_MODE_REG(x) (NITIO_G0_MODE + (x)) argument 35 #define GI_GATING_MODE(x) (((x) & 0x3) << 0) argument 39 #define GI_FALLING_EDGE_GATING GI_GATING_MODE(3) 40 #define GI_GATING_MODE_MASK GI_GATING_MODE(3) [all …]
|
D | ni_stc.h | 44 #define NISTC_INTB_ACK_REG 3 57 #define NISTC_INTB_ACK_AO_BC_TC_TRIG_ERR BIT(3) 79 #define NISTC_AI_CMD2_STOP_PULSE BIT(3) 85 #define NISTC_AO_CMD2_END_ON_BC_TC(x) (((x) & 0x3) << 14) argument 96 #define NISTC_AO_CMD2_MUTE_B BIT(3) 116 #define NISTC_AI_CMD1_EXTMUX_CLK_PULSE BIT(3) 134 #define NISTC_AO_CMD1_LDAC1_SRC_SEL BIT(3) 140 #define NISTC_DIO_OUT_SERIAL(x) (((x) & 0xff) << 8) argument 142 #define NISTC_DIO_OUT_PARALLEL(x) ((x) & 0xff) argument 152 #define NISTC_DIO_CTRL_DIR(x) ((x) & 0xff) argument [all …]
|
D | z8536.h | 15 #define Z8536_INT_CTRL_PB_VIS BIT(3) /* Port B Vect Inc Status */ 25 #define Z8536_CFG_CTRL_PCE_CT3E BIT(4) /* Port C & C/T 3 Enable */ 26 #define Z8536_CFG_CTRL_PLC BIT(3) /* Port A/B Link Control */ 28 #define Z8536_CFG_CTRL_LC(x) (((x) & 0x3) << 0) /* Link Control */ argument 32 #define Z8536_CFG_CTRL_LC_CLK Z8536_CFG_CTRL_LC(3)/* 1 Clocks 2 */ 33 #define Z8536_CFG_CTRL_LC_MASK Z8536_CFG_CTRL_LC(3) 41 /* Port A/B & Counter/Timer 1/2/3 Command and Status registers */ 47 #define Z8536_CT_CMDSTAT_REG(x) (0x0a + (x)) argument 48 #define Z8536_CMD(x) (((x) & 0x7) << 5) argument 52 #define Z8536_CMD_CLR_IUS Z8536_CMD(3) /* Clear IUS */ [all …]
|
/Linux-v6.1/include/soc/mscc/ |
D | ocelot_ana.h | 15 #define ANA_ANAGEFIL_PID_VAL(x) (((x) << 14) & GENMASK(18, 14)) argument 17 #define ANA_ANAGEFIL_PID_VAL_X(x) (((x) & GENMASK(18, 14)) >> 14) argument 19 #define ANA_ANAGEFIL_VID_VAL(x) ((x) & GENMASK(12, 0)) argument 24 #define ANA_STORMLIMIT_CFG_STORM_RATE(x) (((x) << 3) & GENMASK(6, 3)) argument 25 #define ANA_STORMLIMIT_CFG_STORM_RATE_M GENMASK(6, 3) 26 #define ANA_STORMLIMIT_CFG_STORM_RATE_X(x) (((x) & GENMASK(6, 3)) >> 3) argument 28 #define ANA_STORMLIMIT_CFG_STORM_MODE(x) ((x) & GENMASK(1, 0)) argument 32 #define ANA_AUTOAGE_AGE_PERIOD(x) (((x) << 1) & GENMASK(20, 1)) argument 34 #define ANA_AUTOAGE_AGE_PERIOD_X(x) (((x) & GENMASK(20, 1)) >> 1) argument 40 #define ANA_AGENCTRL_FID_MASK(x) (((x) << 12) & GENMASK(23, 12)) argument [all …]
|
D | ocelot_hsio.h | 90 #define HSIO_PLL5G_CFG0_SELBGV820(x) (((x) << 23) & GENMASK(26, 23)) argument 92 #define HSIO_PLL5G_CFG0_SELBGV820_X(x) (((x) & GENMASK(26, 23)) >> 23) argument 93 #define HSIO_PLL5G_CFG0_LOOP_BW_RES(x) (((x) << 18) & GENMASK(22, 18)) argument 95 #define HSIO_PLL5G_CFG0_LOOP_BW_RES_X(x) (((x) & GENMASK(22, 18)) >> 18) argument 96 #define HSIO_PLL5G_CFG0_SELCPI(x) (((x) << 16) & GENMASK(17, 16)) argument 98 #define HSIO_PLL5G_CFG0_SELCPI_X(x) (((x) & GENMASK(17, 16)) >> 16) argument 103 #define HSIO_PLL5G_CFG0_CPU_CLK_DIV(x) (((x) << 6) & GENMASK(11, 6)) argument 105 #define HSIO_PLL5G_CFG0_CPU_CLK_DIV_X(x) (((x) & GENMASK(11, 6)) >> 6) argument 106 #define HSIO_PLL5G_CFG0_CORE_CLK_DIV(x) ((x) & GENMASK(5, 0)) argument 114 #define HSIO_PLL5G_CFG1_RC_CTRL_DATA(x) (((x) << 6) & GENMASK(13, 6)) argument [all …]
|
D | ocelot_qsys.h | 18 #define QSYS_STAT_CNT_CFG_DROP_GREEN_CNT_MODE BIT(3) 25 #define QSYS_EEE_THRES_EEE_HIGH_BYTES(x) (((x) << 8) & GENMASK(15, 8)) argument 27 #define QSYS_EEE_THRES_EEE_HIGH_BYTES_X(x) (((x) & GENMASK(15, 8)) >> 8) argument 28 #define QSYS_EEE_THRES_EEE_HIGH_FRAMES(x) ((x) & GENMASK(7, 0)) argument 33 #define QSYS_EXT_CPU_CFG_EXT_CPU_PORT(x) (((x) << 8) & GENMASK(12, 8)) argument 35 #define QSYS_EXT_CPU_CFG_EXT_CPU_PORT_X(x) (((x) & GENMASK(12, 8)) >> 8) argument 36 #define QSYS_EXT_CPU_CFG_EXT_CPUQ_MSK(x) ((x) & GENMASK(7, 0)) argument 41 #define QSYS_QMAP_SE_BASE(x) (((x) << 5) & GENMASK(12, 5)) argument 43 #define QSYS_QMAP_SE_BASE_X(x) (((x) & GENMASK(12, 5)) >> 5) argument 44 #define QSYS_QMAP_SE_IDX_SEL(x) (((x) << 2) & GENMASK(4, 2)) argument [all …]
|
/Linux-v6.1/drivers/gpu/drm/radeon/ |
D | rv6xxd.h | 34 # define THERMAL_PROTECTION_DIS (1 << 3) 37 # define SW_GPIO_INDEX(x) ((x) << 6) argument 38 # define SW_GPIO_INDEX_MASK (3 << 6) 51 # define SU_MCLK_USE_BCLK (1 << 3) 79 # define LEVEL0_MPLL_POST_DIV(x) ((x) << 0) argument 81 # define LEVEL0_MPLL_FB_DIV(x) ((x) << 8) argument 83 # define LEVEL0_MPLL_REF_DIV(x) ((x) << 20) argument 90 # define VID_CRT(x) ((x) << 0) argument 92 # define VID_CRTU(x) ((x) << 13) argument 94 # define SSTU(x) ((x) << 16) argument [all …]
|
/Linux-v6.1/arch/arm/mach-omap1/ |
D | board-htcherald.c | 59 * Chip 3 - 0x03 61 * Function 7 6 5 4 3 2 1 0 63 * DPAD light x x x x x x x 1 64 * SoundDev x x x x 1 x x x 65 * Screen white 1 x x x x x x x 66 * MMC power on x x x x x 1 x x 67 * Happy times (n) 0 x x x x 1 x x 71 * Function 7 6 5 4 3 2 1 0 73 * Keyboard light x x x x x x x 1 74 * LCD Bright (4) x x x x x 1 1 x [all …]
|
/Linux-v6.1/drivers/gpu/drm/amd/amdgpu/ |
D | cikd.h | 57 #define PIPEID(x) ((x) << 0) argument 58 #define MEID(x) ((x) << 2) argument 59 #define VMID(x) ((x) << 4) argument 60 #define QUEUEID(x) ((x) << 8) argument 76 # define CURSOR_24_8_UNPRE_MULT 3 80 # define CURSOR_URGENT_3_8 3 92 # define GRPH_FORMAT_AI88 3 99 # define GRPH_FORMAT_8B_ARGB2101010 3 107 # define ADDR_SURF_MACRO_TILE_ASPECT_8 3 119 # define GRPH_ENDIAN_8IN64 3 [all …]
|
D | nvd.h | 33 #define PACKET_TYPE3 3 35 #define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3) 54 /* Packet 3 types */ 57 #define PACKET3_BASE_INDEX(x) ((x) << 0) argument 58 #define CE_PARTITION_BASE 3 89 #define WRITE_DATA_DST_SEL(x) ((x) << 8) argument 93 * 3 - gds 99 #define WRITE_DATA_CACHE_POLICY(x) ((x) << 25) argument 103 #define WRITE_DATA_ENGINE_SEL(x) ((x) << 30) argument 117 #define WAIT_REG_MEM_FUNCTION(x) ((x) << 0) argument [all …]
|
D | soc15d.h | 35 #define PACKET_TYPE3 3 37 #define CP_PACKET_GET_TYPE(h) (((h) >> 30) & 3) 59 #define PACKETJ_CONDITION_CHECK3 3 68 #define PACKETJ_TYPE3 3 79 /* Packet 3 types */ 82 #define PACKET3_BASE_INDEX(x) ((x) << 0) argument 83 #define CE_PARTITION_BASE 3 110 #define WRITE_DATA_DST_SEL(x) ((x) << 8) argument 114 * 3 - gds 120 #define WRITE_DATA_CACHE_POLICY(x) ((x) << 25) argument [all …]
|
D | sid.h | 79 #define DCCG_DISP1_SLOW_SELECT(x) ((x) << 0) argument 82 #define DCCG_DISP2_SLOW_SELECT(x) ((x) << 4) argument 89 #define SPLL_BYPASS_EN (1 << 3) 90 #define SPLL_REF_DIV(x) ((x) << 4) argument 92 #define SPLL_PDIV_A(x) ((x) << 20) argument 96 #define SCLK_MUX_SEL(x) ((x) << 0) argument 101 #define SPLL_FB_DIV(x) ((x) << 0) argument 111 # define SPLL_REFCLK_SEL(x) ((x) << 26) argument 112 # define SPLL_REFCLK_SEL_MASK (3 << 26) 116 #define CLK_S(x) ((x) << 4) argument [all …]
|
D | si_enums.h | 40 #define LATENCY_WATERMARK_MASK(x) ((x) << 16) argument 41 #define DC_LB_MEMORY_CONFIG(x) ((x) << 20) argument 42 #define ICON_DEGAMMA_MODE(x) (((x) & 0x3) << 8) argument 44 #define GRPH_ENDIAN_SWAP(x) (((x) & 0x3) << 0) argument 48 #define GRPH_ENDIAN_8IN64 3 49 #define GRPH_RED_CROSSBAR(x) (((x) & 0x3) << 4) argument 53 #define GRPH_RED_SEL_A 3 54 #define GRPH_GREEN_CROSSBAR(x) (((x) & 0x3) << 6) argument 58 #define GRPH_GREEN_SEL_R 3 59 #define GRPH_BLUE_CROSSBAR(x) (((x) & 0x3) << 8) argument [all …]
|
/Linux-v6.1/crypto/ |
D | sm4.c | 72 static inline u32 sm4_t_non_lin_sub(u32 x) in sm4_t_non_lin_sub() argument 76 out = (u32)sbox[x & 0xff]; in sm4_t_non_lin_sub() 77 out |= (u32)sbox[(x >> 8) & 0xff] << 8; in sm4_t_non_lin_sub() 78 out |= (u32)sbox[(x >> 16) & 0xff] << 16; in sm4_t_non_lin_sub() 79 out |= (u32)sbox[(x >> 24) & 0xff] << 24; in sm4_t_non_lin_sub() 84 static inline u32 sm4_key_lin_sub(u32 x) in sm4_key_lin_sub() argument 86 return x ^ rol32(x, 13) ^ rol32(x, 23); in sm4_key_lin_sub() 89 static inline u32 sm4_enc_lin_sub(u32 x) in sm4_enc_lin_sub() argument 91 return x ^ rol32(x, 2) ^ rol32(x, 10) ^ rol32(x, 18) ^ rol32(x, 24); in sm4_enc_lin_sub() 94 static inline u32 sm4_key_sub(u32 x) in sm4_key_sub() argument [all …]
|
/Linux-v6.1/sound/pci/ice1712/ |
D | hoontech.h | 30 #define ICE1712_STDSP24_0_BOX(r, x) r[0] = ((r[0] & ~3) | ((x)&3)) argument 31 #define ICE1712_STDSP24_0_DAREAR(r, x) r[0] = ((r[0] & ~4) | (((x)&1)<<2)) argument 32 #define ICE1712_STDSP24_1_CHN1(r, x) r[1] = ((r[1] & ~1) | ((x)&1)) argument 33 #define ICE1712_STDSP24_1_CHN2(r, x) r[1] = ((r[1] & ~2) | (((x)&1)<<1)) argument 34 #define ICE1712_STDSP24_1_CHN3(r, x) r[1] = ((r[1] & ~4) | (((x)&1)<<2)) argument 35 #define ICE1712_STDSP24_2_CHN4(r, x) r[2] = ((r[2] & ~1) | ((x)&1)) argument 36 #define ICE1712_STDSP24_2_MIDIIN(r, x) r[2] = ((r[2] & ~2) | (((x)&1)<<1)) argument 37 #define ICE1712_STDSP24_2_MIDI1(r, x) r[2] = ((r[2] & ~4) | (((x)&1)<<2)) argument 38 #define ICE1712_STDSP24_3_MIDI2(r, x) r[3] = ((r[3] & ~1) | ((x)&1)) argument 39 #define ICE1712_STDSP24_3_MUTE(r, x) r[3] = ((r[3] & ~2) | (((x)&1)<<1)) argument [all …]
|
/Linux-v6.1/sound/soc/codecs/ |
D | cs42l51.h | 27 #define CS42L51_MK_CHIP_REV(a, b) ((a)<<3|(b)) 33 #define CS42L51_POWER_CTL1_PDN_PGAA (1<<3) 40 #define CS42L51_MIC_POWER_CTL_SPEED(x) (((x)&3)<<5) argument 41 #define CS42L51_QSM_MODE 3 46 #define CS42L51_MIC_POWER_CTL_PDN_MICB (1<<3) 54 #define CS42L51_INTF_CTL_DAC_FORMAT(x) (((x)&7)<<3) argument 70 #define CS42L51_MIC_CTL_MICBIAS_LVL(x) (((x)&3)<<2) argument 79 #define CS42L51_ADC_CTL_SOFTB (1<<3) 85 #define CS42L51_ADC_INPUT_AINB_MUX(x) (((x)&3)<<6) argument 86 #define CS42L51_ADC_INPUT_AINA_MUX(x) (((x)&3)<<4) argument [all …]
|
/Linux-v6.1/Documentation/input/devices/ |
D | sentelic.rst | 20 3. Set sample rate to 80; 27 Bit 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 29 1 |Y|X|y|x|1|M|R|L| 2 |X|X|X|X|X|X|X|X| 3 |Y|Y|Y|Y|Y|Y|Y|Y| 4 | | |B|F|W|W|W|W| 33 Bit6 => X overflow 35 Bit4 => X sign bit 40 Byte 2: X Movement(9-bit 2's complement integers) 41 Byte 3: Y Movement(9-bit 2's complement integers) 59 Bit 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 61 1 |Y|X|y|x|1|M|R|L| 2 |X|X|X|X|X|X|X|X| 3 |Y|Y|Y|Y|Y|Y|Y|Y| 4 | | |B|F|r|l|u|d| 65 Bit6 => X overflow [all …]
|
/Linux-v6.1/drivers/gpu/drm/exynos/ |
D | regs-fimc.h | 28 /* Y 3rd frame start address for output DMA */ 36 /* Cb 3rd frame start address for output DMA */ 44 /* Cr 3rd frame start address for output DMA */ 321 #define EXYNOS_CISRCFMT_SOURCEHSIZE(x) ((x) << 16) argument 322 #define EXYNOS_CISRCFMT_SOURCEVSIZE(x) ((x) << 0) argument 324 #define EXYNOS_CIWDOFST_WINHOROFST(x) ((x) << 16) argument 325 #define EXYNOS_CIWDOFST_WINVEROFST(x) ((x) << 0) argument 327 #define EXYNOS_CIWDOFST2_WINHOROFST2(x) ((x) << 16) argument 328 #define EXYNOS_CIWDOFST2_WINVEROFST2(x) ((x) << 0) argument 330 #define EXYNOS_CITRGFMT_TARGETHSIZE(x) (((x) & 0x1fff) << 16) argument [all …]
|
/Linux-v6.1/arch/sh/include/asm/ |
D | uaccess_32.h | 16 #define __get_user_size(x,ptr,size,retval) \ argument 21 __get_user_asm(x, ptr, retval, "b"); \ 24 __get_user_asm(x, ptr, retval, "w"); \ 27 __get_user_asm(x, ptr, retval, "l"); \ 30 __get_user_u64(x, ptr, retval); \ 39 #define __get_user_asm(x, addr, err, insn) \ argument 46 "3:\n\t" \ 50 " mov %3, %0\n\t" \ 55 ".long 1b, 3b\n\t" \ 57 :"=&r" (err), "=&r" (x) \ [all …]
|
/Linux-v6.1/drivers/gpu/drm/tegra/ |
D | dc.h | 137 unsigned int x; member 143 unsigned int x; member 150 unsigned long base[3]; 197 #define DISP_CTRL_MODE_MASK (3 << 5) 246 #define WIN_C_ACT_REQ (1 << 3) 265 #define DC_COM_CRC_CONTROL_ALWAYS (1 << 3) 271 #define DC_COM_PIN_OUTPUT_ENABLE(x) (0x302 + (x)) argument 272 #define DC_COM_PIN_OUTPUT_POLARITY(x) (0x306 + (x)) argument 275 #define DC_COM_PIN_OUTPUT_DATA(x) (0x30a + (x)) argument 276 #define DC_COM_PIN_INPUT_ENABLE(x) (0x30e + (x)) argument [all …]
|
/Linux-v6.1/drivers/atm/ |
D | he.h | 55 #define TPDRQ_MASK(x) (((unsigned long)(x))&((CONFIG_TPDRQ_SIZE<<3)-1)) argument 59 #define RBRQ_MASK(x) (((unsigned long)(x))&((CONFIG_RBRQ_SIZE<<3)-1)) argument 63 #define TBRQ_MASK(x) (((unsigned long)(x))&((CONFIG_TBRQ_SIZE<<2)-1)) argument 68 #define RBPL_MASK(x) (((unsigned long)(x))&((CONFIG_RBPL_SIZE<<3)-1)) argument 70 /* 5.1.3 initialize connection memory */ 98 #define ITYPE_TBRQ_THRESH (0<<3) 99 #define ITYPE_TPD_COMPLETE (1<<3) 100 #define ITYPE_RBPS_THRESH (2<<3) 101 #define ITYPE_RBPL_THRESH (3<<3) 102 #define ITYPE_RBRQ_THRESH (4<<3) [all …]
|