Home
last modified time | relevance | path

Searched +full:1 +full:khz (Results 1 – 25 of 1120) sorted by relevance

12345678910>>...45

/Linux-v5.10/Documentation/fb/
Dviafb.modes14 # Scan Frequency 31.469 kHz 59.94 Hz
29 # D: 25.175 MHz, H: 31.469 kHz, V: 59.94 Hz
32 # D: 24.823 MHz, H: 39.780 kHz, V: 60.00 Hz
33 geometry 480 640 480 640 32 timings 39722 72 24 19 1 48 3 endmode
39 # Scan Frequency 37.500 kHz 75.00 Hz
43 # 2 chars 1 lines
53 # D: 31.50 MHz, H: 37.500 kHz, V: 75.00 Hz
54 geometry 640 480 640 480 32 timings 31747 120 16 16 1 64 3 endmode
60 # Scan Frequency 43.269 kHz 85.00 Hz
64 # 7 chars 1 lines
[all …]
/Linux-v5.10/include/sound/
Dasoundef.h17 #define IEC958_AES0_PROFESSIONAL (1<<0) /* 0 = consumer, 1 = professional */
18 #define IEC958_AES0_NONAUDIO (1<<1) /* 0 = audio, 1 = non-audio */
21 #define IEC958_AES0_PRO_EMPHASIS_NONE (1<<2) /* none emphasis */
24 #define IEC958_AES0_PRO_FREQ_UNLOCKED (1<<5) /* source sample frequency: 0 = locked, 1 = unlocked */
27 #define IEC958_AES0_PRO_FS_44100 (1<<6) /* 44.1kHz */
28 #define IEC958_AES0_PRO_FS_48000 (2<<6) /* 48kHz */
29 #define IEC958_AES0_PRO_FS_32000 (3<<6) /* 32kHz */
30 #define IEC958_AES0_CON_NOT_COPYRIGHT (1<<2) /* 0 = copyright, 1 = not copyright */
33 #define IEC958_AES0_CON_EMPHASIS_5015 (1<<3) /* 50/15us emphasis */
98 #define IEC958_AES1_CON_ORIGINAL (1<<7) /* this bits depends on the category code */
[all …]
Demu10k1.h65 /* Clear pending interrupts by writing a 1 to */
155 /* NOTE: Each channel takes 1/64th of a sample */
172 #define HCFG_LEGACYWRITE 0x00800000 /* 1 = write, 0 = read */
173 #define HCFG_LEGACYWORD 0x00400000 /* 1 = word, 0 = byte */
174 #define HCFG_LEGACYINT 0x00200000 /* 1 = legacy event captured. Write 1 to clear. */
178 #define HCFG_BAUD_RATE 0x00080000 /* 0 = 48kHz, 1 = 44.1kHz */
179 #define HCFG_EXPANDED_MEM 0x00040000 /* 1 = any 16M of 4G addr, 0 = 32M of 2G addr */
192 #define HCFG_EMU32_SLAVE 0x00002000 /* 0 = Master, 1 = Slave. Slave for EMU1010 */
216 /* 1 = Force all 3 async digital inputs to use */
219 #define HCFG_AC3ENABLE_ZVIDEO 0x00000080 /* Channels 0 and 1 replace ZVIDEO */
[all …]
Ddesignware_i2s.h16 * @sample_rate: sampling frequency (8Khz, 16Khz, 32Khz, 44Khz, 48Khz)
25 #define DWC_I2S_PLAY (1 << 0)
26 #define DWC_I2S_RECORD (1 << 1)
27 #define DW_I2S_SLAVE (1 << 2)
28 #define DW_I2S_MASTER (1 << 3)
34 #define DW_I2S_QUIRK_COMP_REG_OFFSET (1 << 0)
35 #define DW_I2S_QUIRK_COMP_PARAM1 (1 << 1)
36 #define DW_I2S_QUIRK_16BIT_IDX_OVERRIDE (1 << 2)
/Linux-v5.10/sound/ppc/
Dawacs.h25 unsigned byteswap; /* Data is little-endian if 1 */
45 #define MASK_NEWECMD (0x1 << 24) /* Lock: don't write to reg when 1 */
56 #define MASK_ADDR1 (0x1 << 12) /* Expanded Data Mode Address 1 */
91 /* Address 1 Bit Masks */
98 #define MASK_CMUTE (0x1 << 7) /* Output C (Speaker) Mute when 1 */
102 #define MASK_AMUTE (0x1 << 9) /* Output A (Headphone) Mute when 1 */
112 #define SAMPLERATE_48000 (0x0 << 3) /* 48 or 44.1 kHz */
113 #define SAMPLERATE_32000 (0x1 << 3) /* 32 or 29.4 kHz */
114 #define SAMPLERATE_24000 (0x2 << 3) /* 24 or 22.05 kHz */
115 #define SAMPLERATE_19200 (0x3 << 3) /* 19.2 or 17.64 kHz */
[all …]
/Linux-v5.10/drivers/gpu/drm/amd/display/include/
Dgrph_object_ctrl_defs.h44 PANEL_6BIT_COLOR = 1,
67 uint32_t enum_id:16; /* 1 based enum */
110 uint32_t HORIZONTAL_CUT_OFF:1;
111 /* 0=Active High, 1=Active Low */
112 uint32_t H_SYNC_POLARITY:1;
113 /* 0=Active High, 1=Active Low */
114 uint32_t V_SYNC_POLARITY:1;
115 uint32_t VERTICAL_CUT_OFF:1;
116 uint32_t H_REPLICATION_BY2:1;
117 uint32_t V_REPLICATION_BY2:1;
[all …]
Dbios_parser_types.h91 EXTERNAL_ENCODER_CONTROL_ENABLE = 1,
119 uint32_t pixel_clock; /* khz */
132 uint32_t pixel_clock; /* in KHz */
156 /* symClock; in 10kHz, pixel clock, in HDMI deep color mode, it should
157 * be pixel clock * deep_color_ratio (in KHz)
186 uint32_t INTERLACE:1;
188 uint32_t HSYNC_POSITIVE_POLARITY:1;
189 uint32_t VSYNC_POSITIVE_POLARITY:1;
190 uint32_t HORZ_COUNT_BY_TWO:1;
200 * standard used) in KHz
[all …]
/Linux-v5.10/drivers/video/fbdev/core/
Dmodedb.c38 /* 640x400 @ 70 Hz, 31.5 kHz hsync */
42 /* 640x480 @ 60 Hz, 31.5 kHz hsync */
46 /* 800x600 @ 56 Hz, 35.15 kHz hsync */
47 { NULL, 56, 800, 600, 27777, 128, 24, 22, 1, 72, 2, 0,
50 /* 1024x768 @ 87 Hz interlaced, 35.5 kHz hsync */
54 /* 640x400 @ 85 Hz, 37.86 kHz hsync */
55 { NULL, 85, 640, 400, 31746, 96, 32, 41, 1, 64, 3,
58 /* 640x480 @ 72 Hz, 36.5 kHz hsync */
62 /* 640x480 @ 75 Hz, 37.50 kHz hsync */
63 { NULL, 75, 640, 480, 31746, 120, 16, 16, 1, 64, 3, 0,
[all …]
/Linux-v5.10/Documentation/devicetree/bindings/clock/
Dlpc1850-creg-clk.txt5 32 kHz oscillator driver with power up/down and clock gating. Next
6 is a fixed divider that creates a 1 kHz clock from the 32 kHz osc.
9 The 32 kHz can also be routed to other peripherials to enable low
19 Shall have value <1>.
21 Shall contain a phandle to the fixed 32 kHz crystal.
28 0 1 kHz clock
29 1 32 kHz Oscillator
40 #clock-cells = <1>;
/Linux-v5.10/Documentation/devicetree/bindings/sound/
Dti,j721e-cpb-ivi-audio.yaml21 In order to support 48KHz and 44.1KHz family of sampling rates the parent clock
22 for AUDIO_REFCLK0 needs to be changed between PLL4 (for 48KHz) and PLL15 (for
23 44.1KHz). The same PLLs are used for McASP0's AUXCLK clock via different
28 Clocking setup for 48KHz family:
35 Clocking setup for 44.1KHz family:
74 - description: Parent for CPB_McASP auxclk (for 48KHz)
75 - description: Parent for CPB_McASP auxclk (for 44.1KHz)
77 - description: Parent for CPB_SCKI clock (for 48KHz)
78 - description: Parent for CPB_SCKI clock (for 44.1KHz)
80 - description: Parent for IVI_McASP auxclk (for 48KHz)
[all …]
Dti,j721e-cpb-audio.yaml16 In order to support 48KHz and 44.1KHz family of sampling rates the parent
17 clock for AUDIO_REFCLK2 needs to be changed between PLL4 (for 48KHz) and
18 PLL15 (for 44.1KHz). The same PLLs are used for McASP10's AUXCLK clock via
22 48KHz family:
26 44.1KHz family:
31 48KHz family:
84 - description: Parent for CPB_McASP auxclk (for 48KHz)
85 - description: Parent for CPB_McASP auxclk (for 44.1KHz)
87 - description: Parent for CPB_SCKI clock (for 48KHz)
88 - description: Parent for CPB_SCKI clock (for 44.1KHz)
[all …]
/Linux-v5.10/Documentation/sound/cards/
Daudiophile-usb.rst35 - This port supports 2 pairs of line-level audio inputs (1/4" TS and RCA)
36 - When the 1/4" TS (jack) connectors are connected, the RCA connectors
48 * sample rate from 8kHz to 96kHz
57 * 16-bit/48kHz ==> 4 channels in + 4 channels out
61 * 24-bit/48kHz ==> 4 channels in + 2 channels out,
66 * 24-bit/96kHz ==> 2 channels in _or_ 2 channels out (half duplex only)
125 way (I suppose the device's index is 1):
127 * hw:1,0 is Ao in playback and Di in capture
128 * hw:1,1 is Do in playback and Ai in capture
129 * hw:1,2 is Do in AC3/DTS passthrough mode
[all …]
/Linux-v5.10/sound/pci/ca0106/
Dca0106.h65 /* CNL[1:0], ADDR[27:16] */
71 /* Clear pending interrupts by writing a 1 to */
116 #define HCFG_CAPTURE_I2S_BYPASS 0x08000000 /* 1 = bypass I2S input async SRC. */
117 #define HCFG_CAPTURE_SPDIF_BYPASS 0x04000000 /* 1 = bypass SPDIF input async SRC. */
118 #define HCFG_PLAYBACK_I2S_BYPASS 0x02000000 /* 0 = I2S IN mixer output, 1 = I2S IN1. */
120 #define HCFG_PLAYBACK_ATTENUATION 0x00006000 /* Playback attenuation mask. 0 = 0dB, 1 = 6dB, 2 = 12…
121 #define HCFG_PLAYBACK_DITHER 0x00001000 /* 1 = Add dither bit to all playback channels. */
122 #define HCFG_PLAYBACK_S32_LE 0x00000800 /* 1 = S32_LE, 0 = S16_LE */
123 #define HCFG_CAPTURE_S32_LE 0x00000400 /* 1 = S32_LE, 0 = S16_LE (S32_LE current not working) */
124 #define HCFG_8_CHANNEL_PLAY 0x00000200 /* 1 = 8 channels, 0 = 2 channels per substream.*/
[all …]
/Linux-v5.10/drivers/media/dvb-frontends/
Dmxl5xx_defs.h18 MXL_ENABLE = 1,
21 MXL_TRUE = 1,
24 MXL_VALID = 1,
27 MXL_YES = 1,
30 MXL_ON = 1
38 MXL_HYDRA_DEV_SET_POWER_MODE_CMD = 1,
136 #define MXL_HYDRA_SKU_ID_584 1
157 #define MBIN_FORMAT_VERSION '1'
160 #define MBIN_MAX_FILE_LENGTH (1<<23)
175 u8 data[1];
[all …]
/Linux-v5.10/include/linux/
Dclocksource.h54 * 1-99: Unfit for real use
136 #define CLOCKSOURCE_MASK(bits) GENMASK_ULL((bits) - 1, 0)
156 * clocksource_khz2mult - calculates mult from khz and shift
157 * @khz: Clocksource frequency in KHz
160 * Helper functions that converts a khz counter frequency to a timsource
163 static inline u32 clocksource_khz2mult(u32 khz, u32 shift_constant) in clocksource_khz2mult() argument
165 return clocksource_freq2mult(khz, shift_constant, NSEC_PER_MSEC); in clocksource_khz2mult()
219 * clocksource_register_hz/khz
232 return __clocksource_register_scale(cs, 1, 0); in __clocksource_register()
237 return __clocksource_register_scale(cs, 1, hz); in clocksource_register_hz()
[all …]
/Linux-v5.10/arch/arm/mach-omap1/
Dtimer32k.c61 * 32KHz OS timer
64 * 32KHz synchronous timer. The 32KHz synchronous timer is used to keep track
65 * of time in addition to the 32KHz OS timer. Using only the 32KHz OS timer
67 * with the 32KHz synchronized timer.
81 * TRM says 1 / HZ = ( TVR + 1) / 32768, so TRV = (32768 / HZ) - 1
84 #define OMAP_32K_TIMER_TICK_PERIOD ((OMAP_32K_TICKS_PER_SEC / HZ) - 1)
97 load_val = 1; in omap_32k_timer_start()
154 IRQF_TIMER | IRQF_IRQPOLL, "32KHz timer", NULL)) in omap_init_32k_timer()
155 pr_err("Failed to request irq %d(32KHz timer)\n", INT_OS_TIMER); in omap_init_32k_timer()
159 OMAP_32K_TICKS_PER_SEC, 1, 0xfffffffe); in omap_init_32k_timer()
/Linux-v5.10/drivers/gpu/drm/radeon/
Datombios.h59 #define ATOM_DAC_B 1
63 #define ATOM_CRTC2 1
71 #define ATOM_DIGB 1
74 #define ATOM_PPLL2 1
85 #define ENCODER_REFCLK_SRC_P2PLL 1
91 #define ATOM_SCALER2 1
94 #define ATOM_SCALER_CENTER 1
99 #define ATOM_ENABLE 1
109 #define ATOM_BLANKING 1
113 #define ATOM_CURSOR2 1
[all …]
/Linux-v5.10/drivers/cpufreq/
Dpowernow-k6.c26 static unsigned int busfreq; /* FSB, in 10 kHz */
36 MODULE_PARM_DESC(bus_frequency, "Bus frequency in kHz");
51 static const u8 index_to_register[8] = { 6, 3, 1, 0, 2, 7, 5, 4 };
52 static const u8 register_to_index[8] = { 3, 2, 4, 1, 7, 6, 0, 5 };
118 outvalue = (1<<12) | (1<<10) | (1<<9) | (index_to_register[best_i]<<5); in powernow_k6_set_cpu_multiplier()
157 unsigned khz; in powernow_k6_cpu_init() local
163 khz = cpu_khz; in powernow_k6_cpu_init()
165 if (khz >= usual_frequency_table[i].freq - FREQ_RANGE && in powernow_k6_cpu_init()
166 khz <= usual_frequency_table[i].freq + FREQ_RANGE) { in powernow_k6_cpu_init()
167 khz = usual_frequency_table[i].freq; in powernow_k6_cpu_init()
[all …]
Dtegra194-cpufreq.c21 #define KHZ 1000 macro
25 #define CPUFREQ_TBL_STEP_HZ (50 * KHZ * KHZ)
63 *((uint32_t *)cluster) = MPIDR_AFFINITY_LEVEL(mpidr, 1); in get_cpu_cluster()
87 return nltbl->ref_clk_hz / KHZ * ndiv / (nltbl->pdiv * nltbl->mdiv); in map_ndiv_to_freq()
130 * - Return Kcycles/second, freq in KHz
137 * in KHz = (delta cycles * 408 * 10^3) / delta ref_clk_counter
140 * Returns freq in KHz on success, 0 if cpu is offline
180 return (rate_mhz * KHZ); /* in KHz */ in tegra194_get_speed_common()
203 for (cpu = (cl * 2); cpu < ((cl + 1) * 2); cpu++) in tegra194_cpufreq_init()
290 num_freqs = 1; in init_freq_table()
[all …]
/Linux-v5.10/drivers/gpu/drm/amd/include/
Datombios.h58 #define ATOM_DAC_B 1
62 #define ATOM_CRTC2 1
74 #define ATOM_DIGB 1
77 #define ATOM_PPLL2 1
102 #define ENCODER_REFCLK_SRC_P2PLL 1
108 #define ATOM_SCALER_CENTER 1 //For Fudo, it's bypass and auto-center & auto replication
113 #define ATOM_ENABLE 1
123 #define ATOM_BLANKING 1
128 #define ATOM_CRT2 1
130 #define ATOM_TV_NTSC 1
[all …]
/Linux-v5.10/Documentation/i2c/busses/
Di2c-ismt.rst21 Specify the bus speed in kHz.
27 80 kHz
28 100 kHz
29 400 kHz
30 1000 kHz
44 00:13.1 System peripheral: Intel Corporation Centerton SMBus 2.0 Controller 1
/Linux-v5.10/arch/x86/kernel/cpu/
Daperfmperf.c3 * x86 APERF/MPERF KHz calculation for
21 unsigned int khz; member
37 * calculate kHz, save snapshot
64 s->khz = div64_u64((cpu_khz * aperf_delta), mperf_delta); in aperfmperf_snapshot_khz()
93 return per_cpu(samples.khz, cpu); in aperfmperf_get_khz()
131 return per_cpu(samples.khz, cpu); in arch_freq_get_on_cpu()
134 smp_call_function_single(cpu, aperfmperf_snapshot_khz, NULL, 1); in arch_freq_get_on_cpu()
136 return per_cpu(samples.khz, cpu); in arch_freq_get_on_cpu()
/Linux-v5.10/arch/arm/plat-omap/
DKconfig25 bool "AVS(Adaptive Voltage Scaling) support for OMAP IP versions 1&2"
30 support on OMAP containing the version 1 or
39 user must write 1 to
72 timer provides more intra-tick resolution than the 32KHz timer,
76 bool "Use 32KHz timer"
80 Select this option if you want to enable the OMAP 32KHz timer.
82 support for no tick during idle. The 32KHz timer provides less
83 intra-tick resolution than OMAP_MPU_TIMER. The 32KHz timer is
/Linux-v5.10/drivers/media/tuners/
Dtda9887.c46 #define UNSET (-1U)
101 #define cAudioIF_4_5 0x00 // bit e0:1
102 #define cAudioIF_5_5 0x01 // bit e0:1
103 #define cAudioIF_6_0 0x02 // bit e0:1
104 #define cAudioIF_6_5 0x03 // bit e0:1
118 /* IF1 selection in Radio Mode (bit B3=1) */
122 /* Output of AFC pin in radio mode when bit E7=1 */
276 "- 12.5 kHz", in dump_read_message()
277 "- 37.5 kHz", in dump_read_message()
278 "- 62.5 kHz", in dump_read_message()
[all …]
/Linux-v5.10/drivers/net/wireless/st/cw1200/
Dmain.c58 MODULE_PARM_DESC(cw1200_power_mode, "WSM power mode. 0 == active, 1 == doze, 2 == quiescent (defau…
69 RATETAB_ENT(20, 1, 0),
120 CHAN2G(1, 2412, 0),
165 (1 << IEEE80211_HT_CAP_RX_STBC_SHIFT) |
167 .ht_supported = 1,
185 (1 << IEEE80211_HT_CAP_RX_STBC_SHIFT) |
187 .ht_supported = 1,
199 1 * HZ, /* VO */
237 static int cw1200_ba_rx_tids = -1;
238 static int cw1200_ba_tx_tids = -1;
[all …]

12345678910>>...45