/Linux-v6.1/drivers/mtd/nand/raw/ |
D | nand_ids.c | 29 {"TC58NVG0S3E 1G 3.3V 8-bit", 32 {"TC58NVG2S0F 4G 3.3V 8-bit", 35 {"TC58NVG2S0H 4G 3.3V 8-bit", 38 {"TC58NVG3S0F 8G 3.3V 8-bit", 41 {"TC58NVG5D2 32G 3.3V 8-bit", 44 {"TC58NVG6D2 64G 3.3V 8-bit", 47 {"SDTNRGAMA 64G 3.3V 8-bit", 50 {"H27UCG8T2ATR-BC 64G 3.3V 8-bit", 54 {"H27UCG8T2ETR-BC 64G 3.3V 8-bit", 58 {"TH58NVG2S3HBAI4 4G 3.3V 8-bit", [all …]
|
D | sm_common.c | 129 LEGACY_ID_NAND("SmartMedia 2MiB 3,3V ROM", 0x5d, 2, SZ_8K, NAND_ROM), 130 LEGACY_ID_NAND("SmartMedia 4MiB 3,3V", 0xe3, 4, SZ_8K, 0), 131 LEGACY_ID_NAND("SmartMedia 4MiB 3,3/5V", 0xe5, 4, SZ_8K, 0), 132 LEGACY_ID_NAND("SmartMedia 4MiB 5V", 0x6b, 4, SZ_8K, 0), 133 LEGACY_ID_NAND("SmartMedia 4MiB 3,3V ROM", 0xd5, 4, SZ_8K, NAND_ROM), 134 LEGACY_ID_NAND("SmartMedia 8MiB 3,3V", 0xe6, 8, SZ_8K, 0), 135 LEGACY_ID_NAND("SmartMedia 8MiB 3,3V ROM", 0xd6, 8, SZ_8K, NAND_ROM), 136 LEGACY_ID_NAND("SmartMedia 16MiB 3,3V", 0x73, 16, SZ_16K, 0), 137 LEGACY_ID_NAND("SmartMedia 16MiB 3,3V ROM", 0x57, 16, SZ_16K, NAND_ROM), 138 LEGACY_ID_NAND("SmartMedia 32MiB 3,3V", 0x75, 32, SZ_16K, 0), [all …]
|
/Linux-v6.1/arch/microblaze/lib/ |
D | fastcopy.S | 88 lwi r9, r6, 16 /* t1 = *(s + 16) */ 92 swi r9, r5, 16 /* *(d + 16) = t1 */ 115 lwi r12, r8, 4 /* v = *(as + 4) */ 116 bsrli r9, r12, 8 /* t1 = v >> 8 */ 119 bslli r11, r12, 24 /* h = v << 24 */ 120 lwi r12, r8, 8 /* v = *(as + 8) */ 121 bsrli r9, r12, 8 /* t1 = v >> 8 */ 124 bslli r11, r12, 24 /* h = v << 24 */ 125 lwi r12, r8, 12 /* v = *(as + 12) */ 126 bsrli r9, r12, 8 /* t1 = v >> 8 */ [all …]
|
/Linux-v6.1/drivers/media/platform/nxp/ |
D | imx-pxp.h | 19 #define BF_PXP_CTRL_SFTRST(v) \ argument 20 (((v) << 31) & BM_PXP_CTRL_SFTRST) 22 #define BF_PXP_CTRL_CLKGATE(v) \ argument 23 (((v) << 30) & BM_PXP_CTRL_CLKGATE) 25 #define BF_PXP_CTRL_RSVD4(v) \ argument 26 (((v) << 29) & BM_PXP_CTRL_RSVD4) 28 #define BF_PXP_CTRL_EN_REPEAT(v) \ argument 29 (((v) << 28) & BM_PXP_CTRL_EN_REPEAT) 31 #define BF_PXP_CTRL_ENABLE_ROTATE1(v) \ argument 32 (((v) << 27) & BM_PXP_CTRL_ENABLE_ROTATE1) [all …]
|
/Linux-v6.1/drivers/gpu/drm/exynos/ |
D | regs-scaler.h | 57 * 2 80 84 88 8c 160 164 168 16c 140 #define SCALER_CFG_BLEND_EN (1 << 16) 157 #define SCALER_INT_EN_ILLEGAL_DST_CR_BASE (1 << 16) 185 #define SCALER_INT_STATUS_ILLEGAL_DST_CR_BASE (1 << 16) 206 #define SCALER_SRC_CFG_SET_BYTE_SWAP(v) SCALER_SET(v, 6, 5) argument 208 #define SCALER_SRC_CFG_SET_COLOR_FORMAT(v) SCALER_SET(v, 4, 0) argument 223 #define SCALER_YUV420_2P_VU 16 231 #define SCALER_SRC_SPAN_GET_C_SPAN(r) SCALER_GET(r, 29, 16) 232 #define SCALER_SRC_SPAN_SET_C_SPAN(v) SCALER_SET(v, 29, 16) argument 234 #define SCALER_SRC_SPAN_SET_Y_SPAN(v) SCALER_SET(v, 13, 0) argument [all …]
|
/Linux-v6.1/drivers/media/platform/verisilicon/ |
D | rockchip_vpu2_hw_h264_dec.c | 28 #define VDPU_REG_DEC_E(v) ((v) ? BIT(0) : 0) argument 30 #define VDPU_REG_DEC_ADV_PRE_DIS(v) ((v) ? BIT(11) : 0) argument 31 #define VDPU_REG_DEC_SCMD_DIS(v) ((v) ? BIT(10) : 0) argument 32 #define VDPU_REG_FILTERING_DIS(v) ((v) ? BIT(8) : 0) argument 33 #define VDPU_REG_PIC_FIXED_QUANT(v) ((v) ? BIT(7) : 0) argument 34 #define VDPU_REG_DEC_LATENCY(v) (((v) << 1) & GENMASK(6, 1)) argument 36 #define VDPU_REG_INIT_QP(v) (((v) << 25) & GENMASK(30, 25)) argument 37 #define VDPU_REG_STREAM_LEN(v) (((v) << 0) & GENMASK(23, 0)) argument 39 #define VDPU_REG_APF_THRESHOLD(v) (((v) << 17) & GENMASK(30, 17)) argument 40 #define VDPU_REG_STARTMB_X(v) (((v) << 8) & GENMASK(16, 8)) argument [all …]
|
D | rockchip_vpu2_hw_mpeg2_dec.c | 23 #define VDPU_REG_DEC_E(v) ((v) ? BIT(0) : 0) argument 25 #define VDPU_REG_DEC_ADV_PRE_DIS(v) ((v) ? BIT(11) : 0) argument 26 #define VDPU_REG_DEC_SCMD_DIS(v) ((v) ? BIT(10) : 0) argument 27 #define VDPU_REG_FILTERING_DIS(v) ((v) ? BIT(8) : 0) argument 28 #define VDPU_REG_DEC_LATENCY(v) (((v) << 1) & GENMASK(6, 1)) argument 30 #define VDPU_REG_INIT_QP(v) (((v) << 25) & GENMASK(30, 25)) argument 31 #define VDPU_REG_STREAM_LEN(v) (((v) << 0) & GENMASK(23, 0)) argument 33 #define VDPU_REG_APF_THRESHOLD(v) (((v) << 17) & GENMASK(30, 17)) argument 34 #define VDPU_REG_STARTMB_X(v) (((v) << 8) & GENMASK(16, 8)) argument 35 #define VDPU_REG_STARTMB_Y(v) (((v) << 0) & GENMASK(7, 0)) argument [all …]
|
D | hantro_g1_regs.h | 19 #define G1_REG_INTERRUPT_DEC_ERROR_INT BIT(16) 59 #define G1_REG_DEC_CTRL0_REF_TOPFIELD_E BIT(16) 91 #define G1_REG_DEC_CTRL2_INTRADC_VLC_THR(x) (((x) & 0x7) << 16) 122 #define G1_REG_DEC_CTRL2_MULTISTREAM_E BIT(16) 140 #define G1_REG_DEC_CTRL4_FRAMENUM_LEN(x) (((x) & 0x1f) << 16) 161 #define G1_REG_DEC_CTRL4_PJPEG_AL(x) (((x) & 0xf) << 16) 176 #define G1_REG_DEC_CTRL5_IDR_PIC_E BIT(16) 192 #define G1_REG_DEC_CTRL5_INIT_DC_COMP0(x) (((x) & 0xffff) << 16) 200 #define G1_REG_DEC_CTRL6_ISCALE0(x) (((x) & 0xff) << 16) 213 #define G1_REG_FWD_PIC1_ISCALE1(x) (((x) & 0xff) << 16) [all …]
|
/Linux-v6.1/drivers/media/platform/sunxi/sun8i-di/ |
D | sun8i-di.h | 27 #define DEINTERLACE_FRM_CTRL_START BIT(16) 43 #define DEINTERLACE_FIELD_CTRL_FIELD_CNT(v) ((v) & 0xff) argument 55 #define DEINTERLACE_IN_FMT_PS(v) ((v) & 3) argument 56 #define DEINTERLACE_IN_FMT_FMT(v) (((v) & 7) << 4) argument 57 #define DEINTERLACE_IN_FMT_MOD(v) (((v) & 7) << 8) argument 64 #define DEINTERLACE_OUT_FMT_FMT(v) ((v) & 0xf) argument 65 #define DEINTERLACE_OUT_FMT_PS(v) (((v) & 3) << 5) argument 82 #define DEINTERLACE_CTRL_MODE_PASSTROUGH (0 << 16) 83 #define DEINTERLACE_CTRL_MODE_WEAVE (1 << 16) 84 #define DEINTERLACE_CTRL_MODE_BOB (2 << 16) [all …]
|
/Linux-v6.1/crypto/ |
D | aegis128-neon-inner.c | 16 #define AEGIS_BLOCK_SIZE 16 25 uint8x16_t v[5]; member 34 vld1q_u8(state + 16), in aegis128_load_state_neon() 43 vst1q_u8(state, st.v[0]); in aegis128_save_state_neon() 44 vst1q_u8(state + 16, st.v[1]); in aegis128_save_state_neon() 45 vst1q_u8(state + 32, st.v[2]); in aegis128_save_state_neon() 46 vst1q_u8(state + 48, st.v[3]); in aegis128_save_state_neon() 47 vst1q_u8(state + 64, st.v[4]); in aegis128_save_state_neon() 65 uint8x16_t v; in aegis_aes_round() local 72 v = vqtbl4q_u8(vld1q_u8_x4(crypto_aes_sbox), w); in aegis_aes_round() [all …]
|
/Linux-v6.1/drivers/staging/media/sunxi/cedrus/ |
D | cedrus_regs.h | 13 #define SHIFT_AND_MASK_BITS(v, h, l) \ argument 14 (((unsigned long)(v) << (l)) & GENMASK(h, l)) 42 #define VE_MODE_DDR_MODE_BW_128 (0x03 << 16) 43 #define VE_MODE_DDR_MODE_BW_256 (0x02 << 16) 63 #define VE_PRIMARY_FB_LINE_STRIDE_CHROMA(s) SHIFT_AND_MASK_BITS(s, 31, 16) 91 #define VE_VERSION_SHIFT 16 104 #define VE_DEC_MPEG_MP12HDR_TOP_FIELD_FIRST(v) \ argument 105 ((v) ? BIT(7) : 0) 106 #define VE_DEC_MPEG_MP12HDR_FRAME_PRED_FRAME_DCT(v) \ argument 107 ((v) ? BIT(6) : 0) [all …]
|
/Linux-v6.1/sound/ppc/ |
D | snd_ps3_reg.h | 72 31 24 23 16 15 8 7 0 95 31 24 23 16 15 8 7 0 105 31 24 23 16 15 8 7 0 124 31 24 23 16 15 8 7 0 154 31 24 23 16 15 8 7 0 176 #define PS3_AUDIO_AX_ISBP_SPO1BWN_MASK (0x7 << 16) /* R-IUF */ 184 31 24 23 16 15 8 7 0 208 #define PS3_AUDIO_AX_AOBP_ASO3BWN_MASK (0x7 << 16) /* R-IUF */ 224 31 24 23 16 15 8 7 0 235 #define PS3_AUDIO_AX_IC_AASOIMD_EVERY1 (0x0 << 12) /* RWI-V */ [all …]
|
/Linux-v6.1/arch/arm64/crypto/ |
D | sha512-ce-core.S | 15 .irp b,0,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19 21 .inst 0xce608000 | .L\rd | (.L\rn << 5) | (.L\rm << 16) 25 .inst 0xce608400 | .L\rd | (.L\rn << 5) | (.L\rm << 16) 33 .inst 0xce608800 | .L\rd | (.L\rn << 5) | (.L\rm << 16) 85 ld1 {v\rc1\().2d}, [x4], #16 87 add v5.2d, v\rc0\().2d, v\in0\().2d 88 ext v6.16b, v\i2\().16b, v\i3\().16b, #8 89 ext v5.16b, v5.16b, v5.16b, #8 90 ext v7.16b, v\i1\().16b, v\i2\().16b, #8 91 add v\i3\().2d, v\i3\().2d, v5.2d [all …]
|
/Linux-v6.1/sound/soc/mxs/ |
D | mxs-saif.h | 20 #define BF_SAIF_CTRL_BITCLK_MULT_RATE(v) \ argument 21 (((v) << 27) & BM_SAIF_CTRL_BITCLK_MULT_RATE) 28 #define BP_SAIF_CTRL_DMAWAIT_COUNT 16 30 #define BF_SAIF_CTRL_DMAWAIT_COUNT(v) \ argument 31 (((v) << 16) & BM_SAIF_CTRL_DMAWAIT_COUNT) 34 #define BF_SAIF_CTRL_CHANNEL_NUM_SELECT(v) \ argument 35 (((v) << 14) & BM_SAIF_CTRL_CHANNEL_NUM_SELECT) 44 #define BF_SAIF_CTRL_WORD_LENGTH(v) \ argument 45 (((v) << 4) & BM_SAIF_CTRL_WORD_LENGTH) 55 #define BF_SAIF_STAT_RSRVD2(v) \ argument [all …]
|
/Linux-v6.1/drivers/scsi/arm/ |
D | cumana_1.c | 41 #define L(v) (((v)<<16)|((v) & 0x0000ffff)) argument 42 #define H(v) (((v)>>16)|((v) & 0xffff0000)) argument 58 unsigned long v; in cumanascsi_pwrite() local 64 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite() 65 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite() 66 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite() 67 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite() 68 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite() 69 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite() 70 v=*laddr++; writew(L(v), dma); writew(H(v), dma); in cumanascsi_pwrite() [all …]
|
/Linux-v6.1/lib/ |
D | bitfield_kunit.c | 11 #define CHECK_ENC_GET_U(tp, v, field, res) do { \ argument 15 _res = u##tp##_encode_bits(v, field); \ 17 "u" #tp "_encode_bits(" #v ", " #field ") is 0x%llx != " #res "\n", \ 20 u##tp##_get_bits(_res, field) != v); \ 24 #define CHECK_ENC_GET_LE(tp, v, field, res) do { \ argument 28 _res = le##tp##_encode_bits(v, field); \ 31 "le" #tp "_encode_bits(" #v ", " #field ") is 0x%llx != 0x%llx",\ 35 le##tp##_get_bits(_res, field) != v);\ 39 #define CHECK_ENC_GET_BE(tp, v, field, res) do { \ argument 43 _res = be##tp##_encode_bits(v, field); \ [all …]
|
/Linux-v6.1/drivers/net/ethernet/altera/ |
D | altera_msgdmahw.h | 18 * bit 23:16 read burst 21 u32 stride; /* bit 31:16 write stride 40 #define MSGDMA_DESC_CTL_TR_ERR_IRQ (0xff << 16) 80 u32 rw_fill_level; /* bit 31:16 - write fill level 84 u32 rw_seq_num; /* bit 31:16 - write sequence number 105 #define MSGDMA_CSR_STAT_BUSY_GET(v) GET_BIT_VALUE(v, 0) argument 106 #define MSGDMA_CSR_STAT_DESC_BUF_EMPTY_GET(v) GET_BIT_VALUE(v, 1) argument 107 #define MSGDMA_CSR_STAT_DESC_BUF_FULL_GET(v) GET_BIT_VALUE(v, 2) argument 108 #define MSGDMA_CSR_STAT_RESP_BUF_EMPTY_GET(v) GET_BIT_VALUE(v, 3) argument 109 #define MSGDMA_CSR_STAT_RESP_BUF_FULL_GET(v) GET_BIT_VALUE(v, 4) argument [all …]
|
/Linux-v6.1/drivers/video/fbdev/ |
D | hitfb.c | 70 fb_writew(saddr >> 16, HD64461_BBTDSARH); in hitfb_accel_set_dest() 113 fb_writew(saddr >> 16, HD64461_BBTSSARH); in hitfb_accel_bitblt() 115 fb_writew(daddr >> 16, HD64461_BBTDSARH); in hitfb_accel_bitblt() 119 fb_writew(maddr >> 16, HD64461_BBTMARH); in hitfb_accel_bitblt() 131 fb_writew(16, HD64461_BBTMDR); in hitfb_fillrect() 133 if (p->var.bits_per_pixel == 16) { in hitfb_fillrect() 151 hitfb_accel_bitblt(p->var.bits_per_pixel == 16, area->sx, area->sy, in hitfb_copyarea() 172 unsigned short v; in hitfb_blank() local 175 v = fb_readw(HD64461_LDR1); in hitfb_blank() 176 v &= ~HD64461_LDR1_DON; in hitfb_blank() [all …]
|
/Linux-v6.1/drivers/gpu/drm/msm/disp/dpu1/ |
D | msm_media_info.h | 21 * by an interleaved U/V plane containing 8 bit 2x2 subsampled 33 * Y Y Y Y Y Y Y Y Y Y Y Y . . . . V | 37 * . . . . . . . . . . . . . . . . V 38 * U V U V U V U V U V U V . . . . ^ 39 * U V U V U V U V U V U V . . . . | 40 * U V U V U V U V U V U V . . . . | 41 * U V U V U V U V U V U V . . . . UV_Scanlines 43 * . . . . . . . . . . . . . . . . V 49 * UV_Scanlines: Height/2 aligned to 16 59 * by an interleaved V/U plane containing 8 bit 2x2 subsampled [all …]
|
/Linux-v6.1/drivers/iio/adc/ |
D | stm32-dfsdm.h | 48 #define DFSDM_CHCFGR1_SITP(v) FIELD_PREP(DFSDM_CHCFGR1_SITP_MASK, v) argument 50 #define DFSDM_CHCFGR1_SPICKSEL(v) FIELD_PREP(DFSDM_CHCFGR1_SPICKSEL_MASK, v) argument 52 #define DFSDM_CHCFGR1_SCDEN(v) FIELD_PREP(DFSDM_CHCFGR1_SCDEN_MASK, v) argument 54 #define DFSDM_CHCFGR1_CKABEN(v) FIELD_PREP(DFSDM_CHCFGR1_CKABEN_MASK, v) argument 56 #define DFSDM_CHCFGR1_CHEN(v) FIELD_PREP(DFSDM_CHCFGR1_CHEN_MASK, v) argument 58 #define DFSDM_CHCFGR1_CHINSEL(v) FIELD_PREP(DFSDM_CHCFGR1_CHINSEL_MASK, v) argument 60 #define DFSDM_CHCFGR1_DATMPX(v) FIELD_PREP(DFSDM_CHCFGR1_DATMPX_MASK, v) argument 62 #define DFSDM_CHCFGR1_DATPACK(v) FIELD_PREP(DFSDM_CHCFGR1_DATPACK_MASK, v) argument 63 #define DFSDM_CHCFGR1_CKOUTDIV_MASK GENMASK(23, 16) 64 #define DFSDM_CHCFGR1_CKOUTDIV(v) FIELD_PREP(DFSDM_CHCFGR1_CKOUTDIV_MASK, v) argument [all …]
|
/Linux-v6.1/arch/arm/crypto/ |
D | blake2s-core.S | 79 // d = ror32(d ^ a, 16); 84 add \c0, \c0, \d0, ror #16 85 add \c1, \c1, \d1, ror #16 101 eor \d0, \a0, \d0, ror#16 102 eor \d1, \a1, \d1, ror#16 113 // Execute one round of BLAKE2s by updating the state matrix v[0..15]. v[0..9] 115 // spilling v[8..9], then to v[9..15], then to the message block. r10-r12 and 132 // (v[0], v[4], v[8], v[12]) and (v[1], v[5], v[9], v[13]). 133 __ldrd r10, r11, sp, 16 // load v[12] and v[13] 137 __strd r10, r11, sp, 16 [all …]
|
/Linux-v6.1/sound/soc/fsl/ |
D | fsl_easrc.h | 96 #define EASRC_CC_FIFO_WTMK_SHIFT 16 100 #define EASRC_CC_FIFO_WTMK(v) (((v) << EASRC_CC_FIFO_WTMK_SHIFT) \ argument 106 #define EASRC_CC_SAMPLE_POS(v) (((v) << EASRC_CC_SAMPLE_POS_SHIFT) \ argument 115 #define EASRC_CC_BPS(v) (((v) << EASRC_CC_BPS_SHIFT) \ argument 127 #define EASRC_CC_CHEN(v) (((v) << EASRC_CC_CHEN_SHIFT) \ argument 137 #define EASRC_CCE1_PF_EXP_SHIFT 16 141 #define EASRC_CCE1_PF_EXP(v) (((v) << EASRC_CCE1_PF_EXP_SHIFT) \ argument 165 #define EASRC_CCE1_RS_INIT(v) (((v) << EASRC_CCE1_RS_INIT_SHIFT) \ argument 171 #define EASRC_CCE1_PF_INIT(v) (((v) << EASRC_CCE1_PF_INIT_SHIFT) \ argument 175 #define EASRC_CCE2_ST2_TAPS_SHIFT 16 [all …]
|
/Linux-v6.1/arch/x86/pci/ |
D | early.c | 13 u32 v; in read_pci_config() local 14 outl(0x80000000 | (bus<<16) | (slot<<11) | (func<<8) | offset, 0xcf8); in read_pci_config() 15 v = inl(0xcfc); in read_pci_config() 16 return v; in read_pci_config() 21 u8 v; in read_pci_config_byte() local 22 outl(0x80000000 | (bus<<16) | (slot<<11) | (func<<8) | offset, 0xcf8); in read_pci_config_byte() 23 v = inb(0xcfc + (offset&3)); in read_pci_config_byte() 24 return v; in read_pci_config_byte() 29 u16 v; in read_pci_config_16() local 30 outl(0x80000000 | (bus<<16) | (slot<<11) | (func<<8) | offset, 0xcf8); in read_pci_config_16() [all …]
|
/Linux-v6.1/drivers/usb/musb/ |
D | tusb6010.h | 15 /* Mentor Graphics OTG core registers. 8,- 16- and 32-bit at offset 0x400 */ 25 #define TUSB_DEV_CONF_USB_HOST_MODE (1 << 16) 37 #define TUSB_PHY_OTG_CTRL_TESTM1 (1 << 16) 45 #define TUSB_PHY_OTG_CTRL_PHYREF_CLKSEL(v) (((v) & 3) << 7) argument 69 # define TUSB_DEV_OTG_TIMER_VAL(v) ((v) & 0x07ffffff) argument 75 #define TUSB_PRCM_CONF_SYS_CLKSEL(v) (((v) & 3) << 16) argument 79 #define TUSB_PRCM_MNGMT_SRP_FIX_TIMER(v) (((v) & 0xf) << 25) argument 81 #define TUSB_PRCM_MNGMT_VBUS_VALID_TIMER(v) (((v) & 0xf) << 20) argument 137 #define TUSB_INT_SRC_OTG_TIMEOUT (1 << 16) 188 #define TUSB_INT_CTRL_CONF_INT_RELCYC(v) (((v) & 0x7) << 18) argument [all …]
|
/Linux-v6.1/arch/ia64/include/uapi/asm/ |
D | intrinsics.h | 40 #define IA64_FETCHADD(tmp,v,n,sz,sem) \ argument 44 tmp = ia64_fetchadd4_##sem((unsigned int *) v, n); \ 48 tmp = ia64_fetchadd8_##sem((unsigned long *) v, n); \ 56 #define ia64_fetchadd(i,v,sem) \ argument 59 volatile __typeof__(*(v)) *_v = (v); \ 61 if ((i) == -16) \ 62 IA64_FETCHADD(_tmp, _v, -16, sizeof(*(v)), sem); \ 64 IA64_FETCHADD(_tmp, _v, -8, sizeof(*(v)), sem); \ 66 IA64_FETCHADD(_tmp, _v, -4, sizeof(*(v)), sem); \ 68 IA64_FETCHADD(_tmp, _v, -1, sizeof(*(v)), sem); \ [all …]
|