Home
last modified time | relevance | path

Searched full:133 (Results 1 – 25 of 604) sorted by relevance

12345678910>>...25

/Linux-v5.10/drivers/scsi/qla2xxx/
Dqla_devtbl.h8 "QLA2340", "133MHz PCI-X to 2Gb FC, Single Channel", /* 0x100 */
9 "QLA2342", "133MHz PCI-X to 2Gb FC, Dual Channel", /* 0x101 */
10 "QLA2344", "133MHz PCI-X to 2Gb FC, Quad Channel", /* 0x102 */
18 "QLA2342", "Sun 133MHz PCI-X to 2Gb FC, Dual Channel", /* 0x10a */
20 "QLA2350", "133MHz PCI-X to 2Gb FC, Single Channel", /* 0x10c */
21 "QLA2352", "133MHz PCI-X to 2Gb FC, Dual Channel", /* 0x10d */
22 "QLA2352", "Sun 133MHz PCI-X to 2Gb FC, Dual Channel", /* 0x10e */
29 "QLA2360", "133MHz PCI-X to 2Gb FC, Single Channel", /* 0x115 */
30 "QLA2362", "133MHz PCI-X to 2Gb FC, Dual Channel", /* 0x116 */
33 "QLA200", "133MHz PCI-X to 2Gb FC Optical", /* 0x119 */
[all …]
/Linux-v5.10/Documentation/scsi/
Daic79xx.rst28 AIC-7901A Single Channel 64-bit PCI-X 133MHz to
30 AIC-7901B Single Channel 64-bit PCI-X 133MHz to
32 AIC-7902A4 Dual Channel 64-bit PCI-X 133MHz to
34 AIC-7902B Dual Channel 64-bit PCI-X 133MHz to
41 Adaptec SCSI Card 39320 Dual Channel 64-bit PCI-X 133MHz to 7902A4/7902B
44 Adaptec SCSI Card 39320A Dual Channel 64-bit PCI-X 133MHz to 7902B
47 Adaptec SCSI Card 39320D Dual Channel 64-bit PCI-X 133MHz to 7902A4
50 Adaptec SCSI Card 39320D Dual Channel 64-bit PCI-X 133MHz to 7902A4
54 Adaptec SCSI Card 29320 Single Channel 64-bit PCI-X 133MHz to 7901A
58 Adaptec SCSI Card 29320A Single Channel 64-bit PCI-X 133MHz to 7901B
[all …]
/Linux-v5.10/tools/testing/selftests/net/forwarding/
Drouter_multicast.sh242 tc filter add dev $h3 ingress protocol ip pref 1 handle 133 flower \
253 tc_check_packets "dev $h3 ingress" 133 5
263 tc_check_packets "dev $h3 ingress" 133 5
266 tc filter del dev $h3 ingress protocol ip pref 1 handle 133 flower
282 tc filter add dev $h3 ingress protocol ipv6 pref 1 handle 133 flower \
293 tc_check_packets "dev $h3 ingress" 133 5
303 tc_check_packets "dev $h3 ingress" 133 5
306 tc filter del dev $h3 ingress protocol ipv6 pref 1 handle 133 flower
/Linux-v5.10/tools/testing/selftests/bpf/
Dtest_xdp_veth.sh12 # id:111) id:122) id:133)
86 ip link add veth3 index 133 type veth peer name veth33 netns ns3
104 bpftool map update pinned $BPF_DIR/maps/tx_port key 1 0 0 0 value 133 0 0 0
/Linux-v5.10/Documentation/networking/device_drivers/ethernet/chelsio/
Dcxgb.rst221 eth#: Chelsio N210 1x10GBaseX NIC (rev #), PCIX 133MHz/64-bit
307 chipset, you may experience the "133-Mhz Mode Split Completion Data
308 Corruption" bug identified by AMD while using a 133Mhz PCI-X card on the
313 is operating at 133 Mhz", causing data corruption.
318 For 133Mhz secondary bus operation, limit the transaction length and
327 section 56, "133-MHz Mode Split Completion Data Corruption" for more
/Linux-v5.10/arch/arm/mach-omap2/
Dopp2xxx.h124 #define RIII_CLKSEL_L3 (4 << 0) /* 133MHz */
232 #define M5A_DPLL_MULT_12 (133 << 12)
265 * #4 (ratio2), DPLL = 399*2 = 798MHz, L3=133MHz
267 #define M4_DPLL_MULT_12 (133 << 12)
347 * 133 (ratio2) same as above #4
376 #define MIII_DPLL_MULT_12 (133 << 12)
Dopp2420_data.c104 {S12M, S266M, S133M, RIII_CM_CLKSEL_MPU_VAL, /* 133MHz ARM */
110 {S13M, S266M, S133M, RIII_CM_CLKSEL_MPU_VAL, /* 133MHz ARM */
/Linux-v5.10/drivers/regulator/
Drc5t583-regulator.c92 RC5T583_REG(LDO4, LDOEN2, 4, LDODIS2, 4, 0x3F, 750, 1500, 12500, 133),
94 RC5T583_REG(LDO6, LDOEN2, 6, LDODIS2, 6, 0x7F, 900, 3400, 25000, 133),
97 RC5T583_REG(LDO9, LDOEN1, 1, LDODIS1, 1, 0x7F, 900, 3400, 25000, 133),
/Linux-v5.10/drivers/ata/
Dpata_pdc2027x.c3 * Promise PATA TX2/TX4/TX2000/133 IDE driver for pdc20268 to pdc20277.
72 * ATA Timing Tables based on 133MHz controller clock.
73 * These tables are only used when the controller is in 133MHz clock.
76 * is issued to the device. However, if the controller clock is 133MHz,
304 /* Set the PIO timing registers using value table for 133MHz */ in pdc2027x_set_piomode()
340 /* Set the UDMA timing registers with value table for 133MHz */ in pdc2027x_set_dmamode()
368 /* Set the MDMA timing registers with value table for 133MHz */ in pdc2027x_set_dmamode()
393 * automatically. The values set by the hardware might be incorrect, under 133Mhz PLL.
Dpata_sil680.c162 { 0x0F, 0x0B, 0x07, 0x05, 0x03, 0x02, 0x01 }, /* 133Mhz */ in sil680_set_dmamode()
277 /* 133 clock attempt to force it on */ in sil680_init_chip()
282 /* 133 clock attempt to force it on */ in sil680_init_chip()
286 /* 133 already */ in sil680_init_chip()
313 printk(KERN_INFO "sil680: 133MHz clock.\n"); in sil680_init_chip()
/Linux-v5.10/drivers/video/logo/
Dlogo_sgi_clut224.ppm433 195 195 195 188 164 115 192 133 9 225 175 15
453 121 87 25 192 133 9 219 162 10 239 182 13
493 192 133 9 216 158 10 236 178 12 236 186 11
515 241 208 19 203 166 17 185 133 11 210 150 10
535 168 122 10 192 133 9 210 150 10 213 154 11
574 197 138 11 200 144 11 197 138 11 192 133 9
1089 62 62 62 106 106 106 74 54 14 185 133 11
1207 30 30 30 70 70 70 180 133 36 226 170 11
1218 230 174 11 230 174 11 216 158 10 192 133 9
1239 200 144 11 197 138 11 192 133 9 197 138 11
[all …]
Dlogo_sun_clut224.ppm433 195 195 195 188 164 115 192 133 9 225 175 15
453 121 87 25 192 133 9 219 162 10 239 182 13
493 192 133 9 216 158 10 236 178 12 236 186 11
515 241 208 19 203 166 17 185 133 11 210 150 10
535 168 122 10 192 133 9 210 150 10 213 154 11
574 197 138 11 200 144 11 197 138 11 192 133 9
1089 62 62 62 106 106 106 74 54 14 185 133 11
1207 30 30 30 70 70 70 180 133 36 226 170 11
1218 230 174 11 230 174 11 216 158 10 192 133 9
1239 200 144 11 197 138 11 192 133 9 197 138 11
[all …]
Dlogo_linux_clut224.ppm433 195 195 195 188 164 115 192 133 9 225 175 15
453 121 87 25 192 133 9 219 162 10 239 182 13
493 192 133 9 216 158 10 236 178 12 236 186 11
515 241 208 19 203 166 17 185 133 11 210 150 10
535 168 122 10 192 133 9 210 150 10 213 154 11
574 197 138 11 200 144 11 197 138 11 192 133 9
1089 62 62 62 106 106 106 74 54 14 185 133 11
1207 30 30 30 70 70 70 180 133 36 226 170 11
1218 230 174 11 230 174 11 216 158 10 192 133 9
1239 200 144 11 197 138 11 192 133 9 197 138 11
[all …]
Dlogo_mac_clut224.ppm433 195 195 195 188 164 115 192 133 9 225 175 15
453 121 87 25 192 133 9 219 162 10 239 182 13
493 192 133 9 216 158 10 236 178 12 236 186 11
515 241 208 19 203 166 17 185 133 11 210 150 10
535 168 122 10 192 133 9 210 150 10 213 154 11
574 197 138 11 200 144 11 197 138 11 192 133 9
1089 62 62 62 106 106 106 74 54 14 185 133 11
1207 30 30 30 70 70 70 180 133 36 226 170 11
1218 230 174 11 230 174 11 216 158 10 192 133 9
1239 200 144 11 197 138 11 192 133 9 197 138 11
[all …]
Dlogo_dec_clut224.ppm433 195 195 195 188 164 115 192 133 9 225 175 15
453 121 87 25 192 133 9 219 162 10 239 182 13
493 192 133 9 216 158 10 236 178 12 236 186 11
515 241 208 19 203 166 17 185 133 11 210 150 10
535 168 122 10 192 133 9 210 150 10 213 154 11
574 197 138 11 200 144 11 197 138 11 192 133 9
1089 62 62 62 106 106 106 74 54 14 185 133 11
1207 30 30 30 70 70 70 180 133 36 226 170 11
1218 230 174 11 230 174 11 216 158 10 192 133 9
1239 200 144 11 197 138 11 192 133 9 197 138 11
[all …]
/Linux-v5.10/drivers/pinctrl/mediatek/
Dpinctrl-mt8127.c130 MTK_PIN_DRV_GRP(133, 0xc00, 0, 2),
167 MTK_PIN_PUPD_SPEC_SR(133, 0xc00, 8, 10, 9), /* MSDC0_CLK */
208 MTK_PIN_IES_SMT_SPEC(133, 133, 0xc00, 4),
253 MTK_PIN_IES_SMT_SPEC(133, 133, 0xc00, 11),
Dpinctrl-mt8183.c108 PIN_FIELD_BASE(133, 133, 8, 0x000, 0x10, 4, 1),
193 PIN_FIELD_BASE(133, 133, 8, 0x010, 0x10, 4, 1),
332 PIN_FIELD_BASE(133, 133, 8, 0x0A0, 0x10, 16, 3),
382 PIN_FIELD_BASE(133, 133, 8, 0x0D0, 0x10, 14, 1),
427 PIN_FIELD_BASE(133, 133, 8, 0x0D0, 0x10, 12, 1),
472 PIN_FIELD_BASE(133, 133, 8, 0x0D0, 0x10, 13, 1),
/Linux-v5.10/drivers/clk/uniphier/
Dclk-uniphier-mio.c12 UNIPHIER_CLK_FACTOR("sd-44m", -1, "sd-133m", 1, 3), \
19 UNIPHIER_CLK_FACTOR("sd-22m", -1, "sd-133m", 1, 6)
/Linux-v5.10/drivers/ide/
Dpdc202xx_new.c3 * Promise TX2/TX4/TX2000/133 IDE driver
91 * ATA Timing Tables based on 133 MHz PLL output clock.
95 * issued to the device. However, if the PLL output clock is 133 MHz,
139 * As we set up the PLL to output 133 MHz for UltraDMA/133 capable in pdcnew_set_dma_mode()
316 case 4: /* it's 133 MHz for Ultra133 chips */ in init_chipset_pdcnew()
Dsis5513.c41 * ID, while the now ATA-133 capable 5513 still has the same PCI ID.
63 #define ATA_133a 0x06 /* SiS961b with 133 support */
126 /* CRC Valid Setup Time vary across IDE clock setting 33/66/100/133
180 "ATA 133 (1st gen)", "ATA 133 (2nd gen)"
269 else if (chipset_family < ATA_133) /* ATA_100/133a */ in sis_program_timings()
339 else /* ATA_33/66/100a/100/133a */ in sis_program_udma_timings()
/Linux-v5.10/drivers/net/wireless/ti/wl12xx/
Dwl12xx.h25 #define WL127X_MINOR_SR_VER 133
38 #define WL128X_MINOR_SR_VER 133
/Linux-v5.10/drivers/eisa/
Deisa.ids246 CPQ5251 "Compaq 5/133 System Processor Board-2MB"
248 CPQ5255 "Compaq 5/133 System Processor Board-1MB"
257 CPQ529F "Compaq 5/133 System Processor Board"
296 CPQ9251 "Compaq 5/133 System Processor Board-2MB"
298 CPQ9255 "Compaq 5/133 System Processor Board-1MB"
315 CPQ929F "Compaq 5/133 System Processor Board"
328 CPQ9351 "Compaq 5/133 System Processor Board-2MB"
330 CPQ9355 "Compaq 5/133 System Processor Board-1MB"
338 CPQ939F "Compaq 5/133 System Processor Board"
339 CPQ9451 "Compaq 5/133 System Processor Board-2MB"
[all …]
/Linux-v5.10/include/uapi/linux/
Diso_fs.h42 __u8 path_table_size [ISODCL (133, 140)]; /* 733 */
79 __u8 path_table_size [ISODCL (133, 140)]; /* 733 */
126 __u8 volume_sequence_number [ISODCL (133, 136)]; /* 723 */
/Linux-v5.10/drivers/cpufreq/
Dpxa2xx-cpufreq.c65 {132700, -1, -1}, /* 133, 133, 66, 66 */
67 {265400, -1, -1}, /* 265, 265, 133, 66 */
/Linux-v5.10/include/dt-bindings/clock/
Drk3228-cru.h56 #define SCLK_VDEC_CABAC 133
279 #define SRST_TIMER3 133

12345678910>>...25