Home
last modified time | relevance | path

Searched +full:0 +full:xffff (Results 1 – 25 of 1106) sorted by relevance

12345678910>>...45

/Linux-v5.10/drivers/mfd/
Dwm8350-regmap.c23 { 0xFFFF, 0xFFFF, 0x0000 }, /* R0 - Reset/ID */
24 { 0x7CFF, 0x0C00, 0x0000 }, /* R1 - ID */
25 { 0x007F, 0x0000, 0x0000 }, /* R2 - ROM Mask ID */
26 { 0xBE3B, 0xBE3B, 0x8000 }, /* R3 - System Control 1 */
27 { 0xFEF7, 0xFEF7, 0xF800 }, /* R4 - System Control 2 */
28 { 0x80FF, 0x80FF, 0x8000 }, /* R5 - System Hibernate */
29 { 0xFB0E, 0xFB0E, 0x0000 }, /* R6 - Interface Control */
30 { 0x0000, 0x0000, 0x0000 }, /* R7 */
31 { 0xE537, 0xE537, 0xFFFF }, /* R8 - Power mgmt (1) */
32 { 0x0FF3, 0x0FF3, 0xFFFF }, /* R9 - Power mgmt (2) */
[all …]
/Linux-v5.10/drivers/infiniband/hw/ocrdma/
Docrdma_sli.h47 OCRDMA_ASIC_GEN_SKH_R = 0x04,
48 OCRDMA_ASIC_GEN_LANCER = 0x0B
52 OCRDMA_ASIC_REV_A0 = 0x00,
53 OCRDMA_ASIC_REV_B0 = 0x10,
54 OCRDMA_ASIC_REV_C0 = 0x20
129 OCRDMA_DB_RQ_OFFSET = 0xE0,
130 OCRDMA_DB_GEN2_RQ_OFFSET = 0x100,
131 OCRDMA_DB_SQ_OFFSET = 0x60,
132 OCRDMA_DB_GEN2_SQ_OFFSET = 0x1C0,
135 OCRDMA_DB_CQ_OFFSET = 0x120,
[all …]
/Linux-v5.10/drivers/net/ethernet/marvell/octeontx2/af/
Dnpc_profile.h14 #define NPC_KPU_PROFILE_VER 0x0000000100050000
16 #define NPC_IH_W 0x8000
17 #define NPC_IH_UTAG 0x2000
19 #define NPC_ETYPE_IP 0x0800
20 #define NPC_ETYPE_IP6 0x86dd
21 #define NPC_ETYPE_ARP 0x0806
22 #define NPC_ETYPE_RARP 0x8035
23 #define NPC_ETYPE_MPLSU 0x8847
24 #define NPC_ETYPE_MPLSM 0x8848
25 #define NPC_ETYPE_ETAG 0x893f
[all …]
/Linux-v5.10/drivers/media/dvb-frontends/drx39xyj/
Ddrxj_map.h37 * Generated by: IDF:x 1.3.0
56 #define ATV_COMM_EXEC__A 0xC00000
58 #define ATV_COMM_EXEC__M 0x3
59 #define ATV_COMM_EXEC__PRE 0x0
60 #define ATV_COMM_EXEC_STOP 0x0
61 #define ATV_COMM_EXEC_ACTIVE 0x1
62 #define ATV_COMM_EXEC_HOLD 0x2
64 #define ATV_COMM_STATE__A 0xC00001
66 #define ATV_COMM_STATE__M 0xFFFF
67 #define ATV_COMM_STATE__PRE 0x0
[all …]
/Linux-v5.10/drivers/media/pci/meye/
Dmeye.c55 MODULE_PARM_DESC(video_nr, "video device to register (0=/dev/video0, etc)");
71 memset(mem, 0, size); in rvmalloc()
73 while (size > 0) { in rvmalloc()
88 while ((long) size > 0) { in rvfree()
108 memset(meye.mchip_ptable, 0, sizeof(meye.mchip_ptable)); in ptable_alloc()
119 meye.mchip_dmahandle = 0; in ptable_alloc()
124 for (i = 0; i < MCHIP_NB_PAGES; i++) { in ptable_alloc()
133 for (j = 0; j < i; ++j) { in ptable_alloc()
145 meye.mchip_dmahandle = 0; in ptable_alloc()
151 return 0; in ptable_alloc()
[all …]
/Linux-v5.10/drivers/staging/comedi/drivers/
Dni_pcimio.c110 * 0V, 5V, APFI<0,1>, or AO<0...3> and RANGE can
111 * be 10V, 5V, 2V, 1V, APFI<0,1>, AO<0...3>. That's
212 .ai_maxdata = 0xffff,
218 .ao_maxdata = 0x0fff,
226 .ai_maxdata = 0xffff,
232 .ao_maxdata = 0xffff,
241 .ai_maxdata = 0xffff,
247 .ao_maxdata = 0xffff,
255 .ai_maxdata = 0xffff,
261 .ao_maxdata = 0xffff,
[all …]
/Linux-v5.10/Documentation/devicetree/bindings/dma/
Dbrcm,iproc-sba.txt21 mboxes = <&raid_mbox 0 0x1 0xffff>,
22 <&raid_mbox 1 0x1 0xffff>,
23 <&raid_mbox 2 0x1 0xffff>,
24 <&raid_mbox 3 0x1 0xffff>,
25 <&raid_mbox 4 0x1 0xffff>,
26 <&raid_mbox 5 0x1 0xffff>,
27 <&raid_mbox 6 0x1 0xffff>,
28 <&raid_mbox 7 0x1 0xffff>;
/Linux-v5.10/drivers/gpu/drm/i915/gvt/
Dmmio_context.c46 {RCS0, GFX_MODE_GEN7, 0xffff, false}, /* 0x229c */
47 {RCS0, GEN9_CTX_PREEMPT_REG, 0x0, false}, /* 0x2248 */
48 {RCS0, HWSTAM, 0x0, false}, /* 0x2098 */
49 {RCS0, INSTPM, 0xffff, true}, /* 0x20c0 */
50 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 0), 0, false}, /* 0x24d0 */
51 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 1), 0, false}, /* 0x24d4 */
52 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 2), 0, false}, /* 0x24d8 */
53 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 3), 0, false}, /* 0x24dc */
54 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 4), 0, false}, /* 0x24e0 */
55 {RCS0, RING_FORCE_TO_NONPRIV(RENDER_RING_BASE, 5), 0, false}, /* 0x24e4 */
[all …]
/Linux-v5.10/drivers/usb/storage/
Dunusual_datafab.h9 UNUSUAL_DEV( 0x07c4, 0xa000, 0x0000, 0x0015,
13 0),
17 * using the current driver...the 0xffff is arbitrary since I
20 * The 0xa003 and 0xa004 devices in particular I'm curious about.
26 UNUSUAL_DEV( 0x07c4, 0xa001, 0x0000, 0xffff,
30 0),
33 UNUSUAL_DEV( 0x07c4, 0xa002, 0x0000, 0xffff,
39 UNUSUAL_DEV( 0x07c4, 0xa003, 0x0000, 0xffff,
43 0),
45 UNUSUAL_DEV( 0x07c4, 0xa004, 0x0000, 0xffff,
[all …]
/Linux-v5.10/drivers/infiniband/hw/i40iw/
Di40iw_register.h38 #define I40E_GLGEN_STAT 0x000B612C /* Reset: POR */
40 #define I40E_PFHMC_PDINV 0x000C0300 /* Reset: PFR */
41 #define I40E_PFHMC_PDINV_PMSDIDX_SHIFT 0
42 #define I40E_PFHMC_PDINV_PMSDIDX_MASK (0xFFF << I40E_PFHMC_PDINV_PMSDIDX_SHIFT)
44 #define I40E_PFHMC_PDINV_PMPDIDX_MASK (0x1FF << I40E_PFHMC_PDINV_PMPDIDX_SHIFT)
46 #define I40E_PFHMC_SDCMD_PMSDWR_MASK (0x1 << I40E_PFHMC_SDCMD_PMSDWR_SHIFT)
47 #define I40E_PFHMC_SDDATALOW_PMSDVALID_SHIFT 0
48 #define I40E_PFHMC_SDDATALOW_PMSDVALID_MASK (0x1 << I40E_PFHMC_SDDATALOW_PMSDVALID_SHIFT)
50 #define I40E_PFHMC_SDDATALOW_PMSDTYPE_MASK (0x1 << I40E_PFHMC_SDDATALOW_PMSDTYPE_SHIFT)
52 #define I40E_PFHMC_SDDATALOW_PMSDBPCOUNT_MASK (0x3FF << I40E_PFHMC_SDDATALOW_PMSDBPCOUNT_SHIFT)
[all …]
/Linux-v5.10/drivers/media/usb/gspca/gl860/
Dgl860-ov9655.c12 {0x0000, 0x0000}, {0x0010, 0x0010}, {0x0008, 0x00c0}, {0x0001, 0x00c1},
13 {0x0001, 0x00c2}, {0x0020, 0x0006}, {0x006a, 0x000d},
15 {0x0040, 0x0000},
19 {0x0041, 0x0000}, {0x006a, 0x0007}, {0x0063, 0x0006}, {0x006a, 0x000d},
20 {0x0000, 0x00c0}, {0x0010, 0x0010}, {0x0001, 0x00c1}, {0x0041, 0x00c2},
21 {0x0004, 0x00d8}, {0x0012, 0x0004}, {0x0000, 0x0058}, {0x0040, 0x0000},
22 {0x00f3, 0x0006}, {0x0058, 0x0000}, {0x0048, 0x0000}, {0x0061, 0x0000},
93 static u8 c04[] = {0x04};
104 {0x6032, 0x00ff}, {0x6032, 0x00ff}, {0x6032, 0x00ff}, {0x603c, 0x00ff},
105 {0x6003, 0x00ff}, {0x6032, 0x00ff}, {0x6032, 0x00ff}, {0x6001, 0x00ff},
[all …]
/Linux-v5.10/arch/m68k/ifpsp060/src/
Ditest.S51 align 0x4
58 addq.l &0x4,%sp
63 addq.l &0x4,%sp
67 addq.l &0x4,%sp
74 movm.l &0x3f3c,-(%sp)
78 addq.l &0x4,%sp
84 addq.l &0x4,%sp
94 addq.l &0x4,%sp
104 addq.l &0x4,%sp
114 addq.l &0x4,%sp
[all …]
/Linux-v5.10/drivers/staging/sm750fb/
Dddk750_reg.h6 #define DE_STATE1 0x100054
7 #define DE_STATE1_DE_ABORT BIT(0)
9 #define DE_STATE2 0x100058
14 #define SYSTEM_CTRL 0x000000
15 #define SYSTEM_CTRL_DPMS_MASK (0x3 << 30)
16 #define SYSTEM_CTRL_DPMS_VPHP (0x0 << 30)
17 #define SYSTEM_CTRL_DPMS_VPHN (0x1 << 30)
18 #define SYSTEM_CTRL_DPMS_VNHP (0x2 << 30)
19 #define SYSTEM_CTRL_DPMS_VNHN (0x3 << 30)
35 #define SYSTEM_CTRL_PCI_SLAVE_BURST_READ_SIZE_MASK (0x3 << 4)
[all …]
/Linux-v5.10/arch/sh/boards/mach-dreamcast/
Drtc.c7 * Copyright (c) 2001, 2002 M. R. Brown <mrbrown@0xd6.org>
23 #define AICA_RTC_SECS_H 0xa0710000
24 #define AICA_RTC_SECS_L 0xa0710004
39 val1 = ((__raw_readl(AICA_RTC_SECS_H) & 0xffff) << 16) | in aica_rtc_gettimeofday()
40 (__raw_readl(AICA_RTC_SECS_L) & 0xffff); in aica_rtc_gettimeofday()
42 val2 = ((__raw_readl(AICA_RTC_SECS_H) & 0xffff) << 16) | in aica_rtc_gettimeofday()
43 (__raw_readl(AICA_RTC_SECS_L) & 0xffff); in aica_rtc_gettimeofday()
51 return 0; in aica_rtc_gettimeofday()
68 __raw_writel((adj & 0xffff0000) >> 16, AICA_RTC_SECS_H); in aica_rtc_settimeofday()
69 __raw_writel((adj & 0xffff), AICA_RTC_SECS_L); in aica_rtc_settimeofday()
[all …]
/Linux-v5.10/net/tipc/
Dmsg.h64 #define TIPC_CONN_MSG 0
145 #define TIPC_SKB_CB(__skb) ((struct tipc_skb_cb *)&((__skb)->cb[0]))
157 * --> Gap ACK blocks: <4, 5>, <11, 1>, <15, 4>, <20, 0>
172 * 31 16 15 0
237 * Word 0
241 return msg_bits(m, 0, 29, 7); in msg_version()
246 msg_set_bits(m, 0, 29, 7, TIPC_VERSION); in msg_set_version()
251 return msg_bits(m, 0, 25, 0xf); in msg_user()
261 msg_set_bits(m, 0, 25, 0xf, n); in msg_set_user()
266 return msg_bits(m, 0, 21, 0xf) << 2; in msg_hdr_sz()
[all …]
/Linux-v5.10/drivers/net/ethernet/chelsio/cxgb3/
Dael1002.c36 AEL100X_TX_CONFIG1 = 0xc002,
37 AEL1002_PWR_DOWN_HI = 0xc011,
38 AEL1002_PWR_DOWN_LO = 0xc012,
39 AEL1002_XFI_EQL = 0xc015,
40 AEL1002_LB_EN = 0xc017,
41 AEL_OPT_SETTINGS = 0xc017,
42 AEL_I2C_CTRL = 0xc30a,
43 AEL_I2C_DATA = 0xc30b,
44 AEL_I2C_STAT = 0xc30c,
45 AEL2005_GPIO_CTRL = 0xc214,
[all …]
/Linux-v5.10/drivers/gpu/drm/rockchip/
Drockchip_vop_reg.c81 .scale_yrgb_x = VOP_REG(RK3036_WIN0_SCL_FACTOR_YRGB, 0xffff, 0x0),
82 .scale_yrgb_y = VOP_REG(RK3036_WIN0_SCL_FACTOR_YRGB, 0xffff, 16),
83 .scale_cbcr_x = VOP_REG(RK3036_WIN0_SCL_FACTOR_CBR, 0xffff, 0x0),
84 .scale_cbcr_y = VOP_REG(RK3036_WIN0_SCL_FACTOR_CBR, 0xffff, 16),
92 .enable = VOP_REG(RK3036_SYS_CTRL, 0x1, 0),
93 .format = VOP_REG(RK3036_SYS_CTRL, 0x7, 3),
94 .rb_swap = VOP_REG(RK3036_SYS_CTRL, 0x1, 15),
95 .act_info = VOP_REG(RK3036_WIN0_ACT_INFO, 0x1fff1fff, 0),
96 .dsp_info = VOP_REG(RK3036_WIN0_DSP_INFO, 0x0fff0fff, 0),
97 .dsp_st = VOP_REG(RK3036_WIN0_DSP_ST, 0x1fff1fff, 0),
[all …]
/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/oss/
Doss_2_4_sh_mask.h27 #define IH_VMID_0_LUT__PASID_MASK 0xffff
28 #define IH_VMID_0_LUT__PASID__SHIFT 0x0
29 #define IH_VMID_1_LUT__PASID_MASK 0xffff
30 #define IH_VMID_1_LUT__PASID__SHIFT 0x0
31 #define IH_VMID_2_LUT__PASID_MASK 0xffff
32 #define IH_VMID_2_LUT__PASID__SHIFT 0x0
33 #define IH_VMID_3_LUT__PASID_MASK 0xffff
34 #define IH_VMID_3_LUT__PASID__SHIFT 0x0
35 #define IH_VMID_4_LUT__PASID_MASK 0xffff
36 #define IH_VMID_4_LUT__PASID__SHIFT 0x0
[all …]
Doss_3_0_sh_mask.h27 #define IH_VMID_0_LUT__PASID_MASK 0xffff
28 #define IH_VMID_0_LUT__PASID__SHIFT 0x0
29 #define IH_VMID_1_LUT__PASID_MASK 0xffff
30 #define IH_VMID_1_LUT__PASID__SHIFT 0x0
31 #define IH_VMID_2_LUT__PASID_MASK 0xffff
32 #define IH_VMID_2_LUT__PASID__SHIFT 0x0
33 #define IH_VMID_3_LUT__PASID_MASK 0xffff
34 #define IH_VMID_3_LUT__PASID__SHIFT 0x0
35 #define IH_VMID_4_LUT__PASID_MASK 0xffff
36 #define IH_VMID_4_LUT__PASID__SHIFT 0x0
[all …]
/Linux-v5.10/drivers/net/ethernet/aquantia/atlantic/macsec/
Dmacsec_api.c23 } while (0); \
46 return (*data != 0xffff) ? 0 : -ETIME; in aq_mss_mdio_read()
52 return 0; in aq_mss_mdio_write()
82 for (i = 0; i < num_words; i += 2) { in set_raw_ingress_record()
96 0); in set_raw_ingress_record()
98 MSS_INGRESS_LUT_DATA_CTL_REGISTER_ADDR + i + 1, 0); in set_raw_ingress_record()
105 lut_op_reg.bits_0.lut_read = 0; in set_raw_ingress_record()
114 return 0; in set_raw_ingress_record()
135 lut_op_reg.bits_0.lut_write = 0; in get_raw_ingress_record()
148 memset(packed_record, 0, sizeof(u16) * num_words); in get_raw_ingress_record()
[all …]
/Linux-v5.10/drivers/ssb/
Dpci.c28 #define SSB_VERBOSE_PCICORESWITCH_DEBUG 0
35 int attempts = 0; in ssb_pci_switch_coreidx()
57 return 0; in ssb_pci_switch_coreidx()
91 return 0; in ssb_pci_xtal()
181 SPEX(_field[0], _offset + 0, _mask, _shift); \
189 } while (0)
196 0x00, 0xF7, 0xB9, 0x4E, 0x25, 0xD2, 0x9C, 0x6B, in ssb_crc8()
197 0x4A, 0xBD, 0xF3, 0x04, 0x6F, 0x98, 0xD6, 0x21, in ssb_crc8()
198 0x94, 0x63, 0x2D, 0xDA, 0xB1, 0x46, 0x08, 0xFF, in ssb_crc8()
199 0xDE, 0x29, 0x67, 0x90, 0xFB, 0x0C, 0x42, 0xB5, in ssb_crc8()
[all …]
/Linux-v5.10/drivers/misc/habanalabs/include/goya/asic_reg/
Dmme_qm_masks.h23 #define MME_QM_GLBL_CFG0_PQF_EN_SHIFT 0
24 #define MME_QM_GLBL_CFG0_PQF_EN_MASK 0x1
26 #define MME_QM_GLBL_CFG0_CQF_EN_MASK 0x2
28 #define MME_QM_GLBL_CFG0_CP_EN_MASK 0x4
30 #define MME_QM_GLBL_CFG0_DMA_EN_MASK 0x8
33 #define MME_QM_GLBL_CFG1_PQF_STOP_SHIFT 0
34 #define MME_QM_GLBL_CFG1_PQF_STOP_MASK 0x1
36 #define MME_QM_GLBL_CFG1_CQF_STOP_MASK 0x2
38 #define MME_QM_GLBL_CFG1_CP_STOP_MASK 0x4
40 #define MME_QM_GLBL_CFG1_DMA_STOP_MASK 0x8
[all …]
Dtpc0_qm_masks.h23 #define TPC0_QM_GLBL_CFG0_PQF_EN_SHIFT 0
24 #define TPC0_QM_GLBL_CFG0_PQF_EN_MASK 0x1
26 #define TPC0_QM_GLBL_CFG0_CQF_EN_MASK 0x2
28 #define TPC0_QM_GLBL_CFG0_CP_EN_MASK 0x4
30 #define TPC0_QM_GLBL_CFG0_DMA_EN_MASK 0x8
33 #define TPC0_QM_GLBL_CFG1_PQF_STOP_SHIFT 0
34 #define TPC0_QM_GLBL_CFG1_PQF_STOP_MASK 0x1
36 #define TPC0_QM_GLBL_CFG1_CQF_STOP_MASK 0x2
38 #define TPC0_QM_GLBL_CFG1_CP_STOP_MASK 0x4
40 #define TPC0_QM_GLBL_CFG1_DMA_STOP_MASK 0x8
[all …]
Ddma_qm_0_masks.h23 #define DMA_QM_0_GLBL_CFG0_PQF_EN_SHIFT 0
24 #define DMA_QM_0_GLBL_CFG0_PQF_EN_MASK 0x1
26 #define DMA_QM_0_GLBL_CFG0_CQF_EN_MASK 0x2
28 #define DMA_QM_0_GLBL_CFG0_CP_EN_MASK 0x4
30 #define DMA_QM_0_GLBL_CFG0_DMA_EN_MASK 0x8
33 #define DMA_QM_0_GLBL_CFG1_PQF_STOP_SHIFT 0
34 #define DMA_QM_0_GLBL_CFG1_PQF_STOP_MASK 0x1
36 #define DMA_QM_0_GLBL_CFG1_CQF_STOP_MASK 0x2
38 #define DMA_QM_0_GLBL_CFG1_CP_STOP_MASK 0x4
40 #define DMA_QM_0_GLBL_CFG1_DMA_STOP_MASK 0x8
[all …]
/Linux-v5.10/drivers/video/fbdev/core/
Dfbcmap.c21 0x0000, 0xaaaa
24 0x0000, 0xaaaa
27 0x0000, 0xaaaa
31 0x0000, 0xaaaa, 0x5555, 0xffff
34 0x0000, 0xaaaa, 0x5555, 0xffff
37 0x0000, 0xaaaa, 0x5555, 0xffff
41 0x0000, 0x0000, 0x0000, 0x0000, 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa
44 0x0000, 0x0000, 0xaaaa, 0xaaaa, 0x0000, 0x0000, 0x5555, 0xaaaa
47 0x0000, 0xaaaa, 0x0000, 0xaaaa, 0x0000, 0xaaaa, 0x0000, 0xaaaa
51 0x0000, 0x0000, 0x0000, 0x0000, 0xaaaa, 0xaaaa, 0xaaaa, 0xaaaa,
[all …]

12345678910>>...45