/Linux-v5.10/include/misc/ |
D | ocxl-config.h | 13 #define OCXL_EXT_CAP_ID_DVSEC 0x23 15 #define OCXL_DVSEC_VENDOR_OFFSET 0x4 16 #define OCXL_DVSEC_ID_OFFSET 0x8 17 #define OCXL_DVSEC_TL_ID 0xF000 18 #define OCXL_DVSEC_TL_BACKOFF_TIMERS 0x10 19 #define OCXL_DVSEC_TL_RECV_CAP 0x18 20 #define OCXL_DVSEC_TL_SEND_CAP 0x20 21 #define OCXL_DVSEC_TL_RECV_RATE 0x30 22 #define OCXL_DVSEC_TL_SEND_RATE 0x50 23 #define OCXL_DVSEC_FUNC_ID 0xF001 [all …]
|
/Linux-v5.10/sound/soc/codecs/ |
D | wm2000.h | 9 #define WM2000_REG_SYS_START 0x8000 10 #define WM2000_REG_ANC_GAIN_CTRL 0x8fa2 11 #define WM2000_REG_MSE_TH2 0x8fdf 12 #define WM2000_REG_MSE_TH1 0x8fe0 13 #define WM2000_REG_SPEECH_CLARITY 0x8fef 14 #define WM2000_REG_SYS_WATCHDOG 0x8ff6 15 #define WM2000_REG_ANA_VMID_PD_TIME 0x8ff7 16 #define WM2000_REG_ANA_VMID_PU_TIME 0x8ff8 17 #define WM2000_REG_CAT_FLTR_INDX 0x8ff9 18 #define WM2000_REG_CAT_GAIN_0 0x8ffa [all …]
|
/Linux-v5.10/drivers/gpu/drm/ast/ |
D | ast_main.c | 76 *scu_rev = 0xffffffff; in ast_detect_config_mode() 92 * The BMC will set SCU 0x40 D[12] to 1 if the P2 bridge in ast_detect_config_mode() 96 jregd0 = ast_get_index_reg_mask(ast, AST_IO_CRTC_PORT, 0xd0, 0xff); in ast_detect_config_mode() 97 jregd1 = ast_get_index_reg_mask(ast, AST_IO_CRTC_PORT, 0xd1, 0xff); in ast_detect_config_mode() 98 if (!(jregd0 & 0x80) || !(jregd1 & 0x10)) { in ast_detect_config_mode() 100 data = ast_read32(ast, 0xf004); in ast_detect_config_mode() 101 if (data != 0xFFFFFFFF) { in ast_detect_config_mode() 108 ast_write32(ast, 0xf004, 0x1e6e0000); in ast_detect_config_mode() 109 ast_write32(ast, 0xf000, 0x1); in ast_detect_config_mode() 110 *scu_rev = ast_read32(ast, 0x1207c); in ast_detect_config_mode() [all …]
|
D | ast_dp501.c | 34 sendack = ast_get_index_reg_mask(ast, AST_IO_CRTC_PORT, 0x9b, 0xff); in send_ack() 35 sendack |= 0x80; in send_ack() 36 ast_set_index_reg_mask(ast, AST_IO_CRTC_PORT, 0x9b, 0x00, sendack); in send_ack() 42 sendack = ast_get_index_reg_mask(ast, AST_IO_CRTC_PORT, 0x9b, 0xff); in send_nack() 43 sendack &= ~0x80; in send_nack() 44 ast_set_index_reg_mask(ast, AST_IO_CRTC_PORT, 0x9b, 0x00, sendack); in send_nack() 50 u32 retry = 0; in wait_ack() 52 waitack = ast_get_index_reg_mask(ast, AST_IO_CRTC_PORT, 0xd2, 0xff); in wait_ack() 53 waitack &= 0x80; in wait_ack() 66 u32 retry = 0; in wait_nack() [all …]
|
D | ast_post.c | 44 ast_io_write8(ast, AST_IO_VGA_ENABLE_PORT, 0x01); in ast_enable_vga() 45 ast_io_write8(ast, AST_IO_MISC_PORT_WRITE, 0x01); in ast_enable_vga() 52 ast_set_index_reg(ast, AST_IO_CRTC_PORT, 0xa1, 0x06); in ast_enable_mmio() 63 return !!(ch & 0x01); in ast_is_vga_enabled() 66 static const u8 extreginfo[] = { 0x0f, 0x04, 0x1c, 0xff }; 67 static const u8 extreginfo_ast2300a0[] = { 0x0f, 0x04, 0x1c, 0xff }; 68 static const u8 extreginfo_ast2300[] = { 0x0f, 0x04, 0x1f, 0xff }; 78 for (i = 0x81; i <= 0x9f; i++) in ast_set_def_ext_reg() 79 ast_set_index_reg(ast, AST_IO_CRTC_PORT, i, 0x00); in ast_set_def_ext_reg() 83 if (dev->pdev->revision >= 0x20) in ast_set_def_ext_reg() [all …]
|
/Linux-v5.10/drivers/dma/ti/ |
D | k3-psil-am654.c | 54 PSIL_SA2UL(0x4000, 0), 55 PSIL_SA2UL(0x4001, 0), 56 PSIL_SA2UL(0x4002, 0), 57 PSIL_SA2UL(0x4003, 0), 59 PSIL_ETHERNET(0x4100), 60 PSIL_ETHERNET(0x4101), 61 PSIL_ETHERNET(0x4102), 62 PSIL_ETHERNET(0x4103), 64 PSIL_ETHERNET(0x4200), 65 PSIL_ETHERNET(0x4201), [all …]
|
D | k3-psil-j7200.c | 64 PSIL_PDMA_MCASP(0x4400), 65 PSIL_PDMA_MCASP(0x4401), 66 PSIL_PDMA_MCASP(0x4402), 68 PSIL_PDMA_XY_PKT(0x4600), 69 PSIL_PDMA_XY_PKT(0x4601), 70 PSIL_PDMA_XY_PKT(0x4602), 71 PSIL_PDMA_XY_PKT(0x4603), 72 PSIL_PDMA_XY_PKT(0x4604), 73 PSIL_PDMA_XY_PKT(0x4605), 74 PSIL_PDMA_XY_PKT(0x4606), [all …]
|
D | k3-psil-j721e.c | 64 PSIL_SA2UL(0x4000, 0), 65 PSIL_SA2UL(0x4001, 0), 66 PSIL_SA2UL(0x4002, 0), 67 PSIL_SA2UL(0x4003, 0), 69 PSIL_ETHERNET(0x4100), 70 PSIL_ETHERNET(0x4101), 71 PSIL_ETHERNET(0x4102), 72 PSIL_ETHERNET(0x4103), 74 PSIL_ETHERNET(0x4200), 75 PSIL_ETHERNET(0x4201), [all …]
|
/Linux-v5.10/include/linux/ |
D | sdla.h | 25 #define SDLA_CONTROL_WND 0xE000 27 #define SDLA_502_CMD_BUF 0xEF60 28 #define SDLA_502_RCV_BUF 0xA900 29 #define SDLA_502_TXN_AVAIL 0xFFF1 30 #define SDLA_502_RCV_AVAIL 0xFFF2 31 #define SDLA_502_EVENT_FLAGS 0xFFF3 32 #define SDLA_502_MDM_STATUS 0xFFF4 33 #define SDLA_502_IRQ_INTERFACE 0xFFFD 34 #define SDLA_502_IRQ_PERMISSION 0xFFFE 35 #define SDLA_502_DATA_OFS 0x0010 [all …]
|
D | mv643xx.h | 22 #define MV64340_CS_0_BASE_ADDR 0x008 23 #define MV64340_CS_0_SIZE 0x010 24 #define MV64340_CS_1_BASE_ADDR 0x208 25 #define MV64340_CS_1_SIZE 0x210 26 #define MV64340_CS_2_BASE_ADDR 0x018 27 #define MV64340_CS_2_SIZE 0x020 28 #define MV64340_CS_3_BASE_ADDR 0x218 29 #define MV64340_CS_3_SIZE 0x220 33 #define MV64340_DEV_CS0_BASE_ADDR 0x028 34 #define MV64340_DEV_CS0_SIZE 0x030 [all …]
|
/Linux-v5.10/arch/arm/mach-s5pv210/ |
D | regs-clock.h | 12 #define S3C_ADDR_BASE 0xF6000000 14 #define S3C_VA_SYS S3C_ADDR(0x00100000) 18 #define S5P_APLL_LOCK S5P_CLKREG(0x00) 19 #define S5P_MPLL_LOCK S5P_CLKREG(0x08) 20 #define S5P_EPLL_LOCK S5P_CLKREG(0x10) 21 #define S5P_VPLL_LOCK S5P_CLKREG(0x20) 23 #define S5P_APLL_CON S5P_CLKREG(0x100) 24 #define S5P_MPLL_CON S5P_CLKREG(0x108) 25 #define S5P_EPLL_CON S5P_CLKREG(0x110) 26 #define S5P_EPLL_CON1 S5P_CLKREG(0x114) [all …]
|
/Linux-v5.10/sound/soc/intel/catpt/ |
D | registers.h | 22 #define CATPT_SHIM_CS1 0x00 23 #define CATPT_SHIM_ISC 0x18 24 #define CATPT_SHIM_ISD 0x20 25 #define CATPT_SHIM_IMC 0x28 26 #define CATPT_SHIM_IMD 0x30 27 #define CATPT_SHIM_IPCC 0x38 28 #define CATPT_SHIM_IPCD 0x40 29 #define CATPT_SHIM_CLKCTL 0x78 30 #define CATPT_SHIM_CS2 0x80 31 #define CATPT_SHIM_LTRC 0xE0 [all …]
|
/Linux-v5.10/include/linux/mtd/ |
D | onenand_regs.h | 20 #define ONENAND_BOOTRAM ONENAND_MEMORY_MAP(0x0000) 21 #define ONENAND_DATARAM ONENAND_MEMORY_MAP(0x0200) 22 #define ONENAND_SPARERAM ONENAND_MEMORY_MAP(0x8010) 27 #define ONENAND_REG_MANUFACTURER_ID ONENAND_MEMORY_MAP(0xF000) 28 #define ONENAND_REG_DEVICE_ID ONENAND_MEMORY_MAP(0xF001) 29 #define ONENAND_REG_VERSION_ID ONENAND_MEMORY_MAP(0xF002) 30 #define ONENAND_REG_DATA_BUFFER_SIZE ONENAND_MEMORY_MAP(0xF003) 31 #define ONENAND_REG_BOOT_BUFFER_SIZE ONENAND_MEMORY_MAP(0xF004) 32 #define ONENAND_REG_NUM_BUFFERS ONENAND_MEMORY_MAP(0xF005) 33 #define ONENAND_REG_TECHNOLOGY ONENAND_MEMORY_MAP(0xF006) [all …]
|
/Linux-v5.10/Documentation/ABI/testing/ |
D | sysfs-devices-platform-stratix10-rsu | 3 What: /sys/devices/platform/stratix10-rsu.0/current_image 10 What: /sys/devices/platform/stratix10-rsu.0/fail_image 17 What: /sys/devices/platform/stratix10-rsu.0/state 26 b[15:0] 27 Currently used only when major error is 0xF006 34 0xF001 bitstream error 35 0xF002 hardware access failure 36 0xF003 bitstream corruption 37 0xF004 internal error 38 0xF005 device error [all …]
|
/Linux-v5.10/Documentation/devicetree/bindings/net/ |
D | ti,k3-am654-cpsw-nuss.yaml | 22 an internal Communications Port Programming Interface (CPPI5) (Host port 0). 23 Host Port 0 CPPI Packet Streaming Interface interface supports 8 TX channels 30 Support for Audio/Video Bridging (P802.1Qav/D6.0) 34 IEEE P902.3br/D2.0 Interspersing Express Traffic 99 const: 0 139 "^mdio@[0-9a-f]+$": 146 "^cpts@[0-9a-f]+": 183 reg = <0x0 0x46000000 0x0 0x200000>; 185 ranges = <0x0 0x0 0x0 0x46000000 0x0 0x200000>; 191 pinctrl-0 = <&mcu_cpsw_pins_default &mcu_mdio_pins_default>; [all …]
|
/Linux-v5.10/drivers/tty/vt/ |
D | defkeymap.c_shipped | 10 0xf200, 0xf01b, 0xf031, 0xf032, 0xf033, 0xf034, 0xf035, 0xf036, 11 0xf037, 0xf038, 0xf039, 0xf030, 0xf02d, 0xf03d, 0xf07f, 0xf009, 12 0xfb71, 0xfb77, 0xfb65, 0xfb72, 0xfb74, 0xfb79, 0xfb75, 0xfb69, 13 0xfb6f, 0xfb70, 0xf05b, 0xf05d, 0xf201, 0xf702, 0xfb61, 0xfb73, 14 0xfb64, 0xfb66, 0xfb67, 0xfb68, 0xfb6a, 0xfb6b, 0xfb6c, 0xf03b, 15 0xf027, 0xf060, 0xf700, 0xf05c, 0xfb7a, 0xfb78, 0xfb63, 0xfb76, 16 0xfb62, 0xfb6e, 0xfb6d, 0xf02c, 0xf02e, 0xf02f, 0xf700, 0xf30c, 17 0xf703, 0xf020, 0xf207, 0xf100, 0xf101, 0xf102, 0xf103, 0xf104, 18 0xf105, 0xf106, 0xf107, 0xf108, 0xf109, 0xf208, 0xf209, 0xf307, 19 0xf308, 0xf309, 0xf30b, 0xf304, 0xf305, 0xf306, 0xf30a, 0xf301, [all …]
|
D | consolemap.c | 42 0x0000, 0x0001, 0x0002, 0x0003, 0x0004, 0x0005, 0x0006, 0x0007, 43 0x0008, 0x0009, 0x000a, 0x000b, 0x000c, 0x000d, 0x000e, 0x000f, 44 0x0010, 0x0011, 0x0012, 0x0013, 0x0014, 0x0015, 0x0016, 0x0017, 45 0x0018, 0x0019, 0x001a, 0x001b, 0x001c, 0x001d, 0x001e, 0x001f, 46 0x0020, 0x0021, 0x0022, 0x0023, 0x0024, 0x0025, 0x0026, 0x0027, 47 0x0028, 0x0029, 0x002a, 0x002b, 0x002c, 0x002d, 0x002e, 0x002f, 48 0x0030, 0x0031, 0x0032, 0x0033, 0x0034, 0x0035, 0x0036, 0x0037, 49 0x0038, 0x0039, 0x003a, 0x003b, 0x003c, 0x003d, 0x003e, 0x003f, 50 0x0040, 0x0041, 0x0042, 0x0043, 0x0044, 0x0045, 0x0046, 0x0047, 51 0x0048, 0x0049, 0x004a, 0x004b, 0x004c, 0x004d, 0x004e, 0x004f, [all …]
|
/Linux-v5.10/arch/arm64/boot/dts/ti/ |
D | k3-j7200-mcu-wakeup.dtsi | 19 reg = <0x00 0x44083000 0x00 0x1000>; 39 reg = <0x00 0x40f00000 0x00 0x20000>; 42 ranges = <0x00 0x00 0x40f00000 0x20000>; 46 reg = <0x4040 0x4>; 53 reg = <0x00 0x43000014 0x00 0x4>; 58 /* Proxy 0 addressing */ 59 reg = <0x00 0x4301c000 0x00 0x178>; 62 pinctrl-single,function-mask = <0xffffffff>; 67 reg = <0x00 0x41c00000 0x00 0x100000>; 68 ranges = <0x00 0x00 0x41c00000 0x100000>; [all …]
|
D | k3-am65-mcu.dtsi | 11 reg = <0x0 0x40f00000 0x0 0x20000>; 14 ranges = <0x0 0x0 0x40f00000 0x20000>; 18 reg = <0x4040 0x4>; 25 reg = <0x00 0x40a00000 0x00 0x100>; 36 reg = <0x00 0x41c00000 0x00 0x80000>; 37 ranges = <0x0 0x00 0x41c00000 0x80000>; 44 reg = <0x0 0x40b00000 0x0 0x100>; 47 #size-cells = <0>; 55 reg = <0x0 0x40300000 0x0 0x400>; 60 #size-cells = <0>; [all …]
|
D | k3-j721e-mcu-wakeup.dtsi | 19 reg = <0x00 0x44083000 0x0 0x1000>; 39 reg = <0x0 0x40f00000 0x0 0x20000>; 42 ranges = <0x0 0x0 0x40f00000 0x20000>; 46 reg = <0x4040 0x4>; 53 reg = <0x0 0x43000014 0x0 0x4>; 58 /* Proxy 0 addressing */ 59 reg = <0x00 0x4301c000 0x00 0x178>; 62 pinctrl-single,function-mask = <0xffffffff>; 67 reg = <0x00 0x41c00000 0x00 0x100000>; 68 ranges = <0x0 0x00 0x41c00000 0x100000>; [all …]
|
/Linux-v5.10/drivers/s390/char/ |
D | defkeymap.c | 15 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 16 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 17 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 18 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 19 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 20 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 21 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 22 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 0xf000, 23 0xf020, 0xf000, 0xf0e2, 0xf0e4, 0xf0e0, 0xf0e1, 0xf0e3, 0xf0e5, 24 0xf0e7, 0xf0f1, 0xf0a2, 0xf02e, 0xf03c, 0xf028, 0xf02b, 0xf07c, [all …]
|
/Linux-v5.10/drivers/media/dvb-frontends/ |
D | stv0367_regs.h | 16 #define R367TER_ID 0xf000 17 #define F367TER_IDENTIFICATIONREG 0xf00000ff 20 #define R367TER_I2CRPT 0xf001 21 #define F367TER_I2CT_ON 0xf0010080 22 #define F367TER_ENARPT_LEVEL 0xf0010070 23 #define F367TER_SCLT_DELAY 0xf0010008 24 #define F367TER_SCLT_NOD 0xf0010004 25 #define F367TER_STOP_ENABLE 0xf0010002 26 #define F367TER_SDAT_NOD 0xf0010001 29 #define R367TER_TOPCTRL 0xf002 [all …]
|
/Linux-v5.10/drivers/clk/qcom/ |
D | gcc-qcs404.c | 42 { P_XO, 0 }, 60 { P_XO, 0 }, 70 { P_XO, 0 }, 84 { P_XO, 0 }, 98 { P_XO, 0 }, 110 { P_XO, 0 }, 124 { P_XO, 0 }, 138 { P_XO, 0 }, 156 { P_XO, 0 }, 168 { P_XO, 0 }, [all …]
|
D | mmcc-msm8998.c | 65 { 0x0, 1 }, 66 { 0x1, 2 }, 67 { 0x3, 4 }, 68 { 0x7, 8 }, 73 .offset = 0xc000, 76 .enable_reg = 0x1e0, 77 .enable_mask = BIT(0), 91 .offset = 0xc000, 106 .offset = 0xc050, 109 .enable_reg = 0x1e0, [all …]
|
/Linux-v5.10/drivers/gpu/drm/amd/include/asic_reg/gca/ |
D | gfx_7_2_d.h | 27 #define mmCB_BLEND_RED 0xa105 28 #define mmCB_BLEND_GREEN 0xa106 29 #define mmCB_BLEND_BLUE 0xa107 30 #define mmCB_BLEND_ALPHA 0xa108 31 #define mmCB_COLOR_CONTROL 0xa202 32 #define mmCB_BLEND0_CONTROL 0xa1e0 33 #define mmCB_BLEND1_CONTROL 0xa1e1 34 #define mmCB_BLEND2_CONTROL 0xa1e2 35 #define mmCB_BLEND3_CONTROL 0xa1e3 36 #define mmCB_BLEND4_CONTROL 0xa1e4 [all …]
|