Home
last modified time | relevance | path

Searched +full:0 +full:x700000 (Results 1 – 25 of 77) sorted by relevance

1234

/Linux-v6.1/drivers/gpu/drm/nouveau/nvkm/subdev/instmem/
Dnv04.c50 nvkm_wr32(device, 0x700000 + iobj->node->offset + offset, data); in nv04_instobj_wr32()
58 return nvkm_rd32(device, 0x700000 + iobj->node->offset + offset); in nv04_instobj_rd32()
77 return device->pri + 0x700000 + iobj->node->offset; in nv04_instobj_acquire()
136 ret = nvkm_mm_head(&imem->heap, 0, 1, size, size, align ? align : 1, &iobj->node); in nv04_instobj_new()
148 return nvkm_rd32(imem->subdev.device, 0x700000 + addr); in nv04_instmem_rd32()
154 nvkm_wr32(imem->subdev.device, 0x700000 + addr, data); in nv04_instmem_wr32()
167 ret = nvkm_mm_init(&imem->heap, 0, 0, imem->base.reserved, 1); in nv04_instmem_oneinit()
171 /* 0x00000-0x10000: reserve for probable vbios image */ in nv04_instmem_oneinit()
172 ret = nvkm_memory_new(device, NVKM_MEM_TARGET_INST, 0x10000, 0, false, in nv04_instmem_oneinit()
177 /* 0x10000-0x18000: reserve for RAMHT */ in nv04_instmem_oneinit()
[all …]
Dnv50.c61 u64 base = (nvkm_memory_addr(iobj->ram) + offset) & 0xffffff00000ULL; in nv50_instobj_wr32_slow()
62 u64 addr = (nvkm_memory_addr(iobj->ram) + offset) & 0x000000fffffULL; in nv50_instobj_wr32_slow()
67 nvkm_wr32(device, 0x001700, base >> 16); in nv50_instobj_wr32_slow()
70 nvkm_wr32(device, 0x700000 + addr, data); in nv50_instobj_wr32_slow()
80 u64 base = (nvkm_memory_addr(iobj->ram) + offset) & 0xffffff00000ULL; in nv50_instobj_rd32_slow()
81 u64 addr = (nvkm_memory_addr(iobj->ram) + offset) & 0x000000fffffULL; in nv50_instobj_rd32_slow()
87 nvkm_wr32(device, 0x001700, base >> 16); in nv50_instobj_rd32_slow()
90 data = nvkm_rd32(device, 0x700000 + addr); in nv50_instobj_rd32_slow()
161 if (ret == 0) in nv50_instobj_kmap()
162 ret = nvkm_memory_map(memory, 0, vmm, bar, NULL, 0); in nv50_instobj_kmap()
[all …]
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/uvd/
Duvd_5_0_sh_mask.h27 #define UVD_SEMA_ADDR_LOW__ADDR_22_3_MASK 0xfffff
28 #define UVD_SEMA_ADDR_LOW__ADDR_22_3__SHIFT 0x0
29 #define UVD_SEMA_ADDR_HIGH__ADDR_42_23_MASK 0xfffff
30 #define UVD_SEMA_ADDR_HIGH__ADDR_42_23__SHIFT 0x0
31 #define UVD_SEMA_CMD__REQ_CMD_MASK 0xf
32 #define UVD_SEMA_CMD__REQ_CMD__SHIFT 0x0
33 #define UVD_SEMA_CMD__WR_PHASE_MASK 0x30
34 #define UVD_SEMA_CMD__WR_PHASE__SHIFT 0x4
35 #define UVD_SEMA_CMD__MODE_MASK 0x40
36 #define UVD_SEMA_CMD__MODE__SHIFT 0x6
[all …]
Duvd_6_0_sh_mask.h27 #define UVD_SEMA_ADDR_LOW__ADDR_22_3_MASK 0xfffff
28 #define UVD_SEMA_ADDR_LOW__ADDR_22_3__SHIFT 0x0
29 #define UVD_SEMA_ADDR_HIGH__ADDR_42_23_MASK 0xfffff
30 #define UVD_SEMA_ADDR_HIGH__ADDR_42_23__SHIFT 0x0
31 #define UVD_SEMA_CMD__REQ_CMD_MASK 0xf
32 #define UVD_SEMA_CMD__REQ_CMD__SHIFT 0x0
33 #define UVD_SEMA_CMD__WR_PHASE_MASK 0x30
34 #define UVD_SEMA_CMD__WR_PHASE__SHIFT 0x4
35 #define UVD_SEMA_CMD__MODE_MASK 0x40
36 #define UVD_SEMA_CMD__MODE__SHIFT 0x6
[all …]
Duvd_4_2_sh_mask.h27 #define UVD_SEMA_ADDR_LOW__ADDR_22_3_MASK 0xfffff
28 #define UVD_SEMA_ADDR_LOW__ADDR_22_3__SHIFT 0x0
29 #define UVD_SEMA_ADDR_HIGH__ADDR_42_23_MASK 0xfffff
30 #define UVD_SEMA_ADDR_HIGH__ADDR_42_23__SHIFT 0x0
31 #define UVD_SEMA_CMD__REQ_CMD_MASK 0xf
32 #define UVD_SEMA_CMD__REQ_CMD__SHIFT 0x0
33 #define UVD_SEMA_CMD__WR_PHASE_MASK 0x30
34 #define UVD_SEMA_CMD__WR_PHASE__SHIFT 0x4
35 #define UVD_SEMA_CMD__MODE_MASK 0x40
36 #define UVD_SEMA_CMD__MODE__SHIFT 0x6
[all …]
Duvd_3_1_sh_mask.h27 #define UVD_SEMA_ADDR_LOW__ADDR_22_3_MASK 0xfffff
28 #define UVD_SEMA_ADDR_LOW__ADDR_22_3__SHIFT 0x0
29 #define UVD_SEMA_ADDR_HIGH__ADDR_42_23_MASK 0xfffff
30 #define UVD_SEMA_ADDR_HIGH__ADDR_42_23__SHIFT 0x0
31 #define UVD_SEMA_CMD__REQ_CMD_MASK 0xf
32 #define UVD_SEMA_CMD__REQ_CMD__SHIFT 0x0
33 #define UVD_SEMA_CMD__WR_PHASE_MASK 0x30
34 #define UVD_SEMA_CMD__WR_PHASE__SHIFT 0x4
35 #define UVD_SEMA_CMD__MODE_MASK 0x40
36 #define UVD_SEMA_CMD__MODE__SHIFT 0x6
[all …]
/Linux-v6.1/drivers/staging/rtl8192e/rtl8192e/
Dr8192E_phyreg.h11 #define RF_DATA 0x1d4
13 #define rPMAC_Reset 0x100
14 #define rPMAC_TxStart 0x104
15 #define rPMAC_TxLegacySIG 0x108
16 #define rPMAC_TxHTSIG1 0x10c
17 #define rPMAC_TxHTSIG2 0x110
18 #define rPMAC_PHYDebug 0x114
19 #define rPMAC_TxPacketNum 0x118
20 #define rPMAC_TxIdle 0x11c
21 #define rPMAC_TxMACHeader0 0x120
[all …]
/Linux-v6.1/arch/arm64/boot/dts/marvell/
Dac5-98dx35xx-rd.dts30 memory@0 {
32 reg = <0x2 0x00000000 0x0 0x40000000>;
37 #phy-cells = <0>;
42 phy0: ethernet-phy@0 {
43 reg = <0>;
76 spiflash0: flash@0 {
81 reg = <0>;
86 partition@0 {
88 reg = <0x0 0x800000>;
93 reg = <0x800000 0x700000>;
[all …]
/Linux-v6.1/drivers/gpu/drm/nouveau/nvkm/engine/gr/
Dnv04.c36 0x0040053c,
37 0x00400544,
38 0x00400540,
39 0x00400548,
48 0x00400184,
49 0x004001a4,
50 0x004001c4,
51 0x004001e4,
52 0x00400188,
53 0x004001a8,
[all …]
/Linux-v6.1/arch/m68k/coldfire/
Dstmark2.c25 .size = 0x100000,
26 .offset = 0x0
29 .size = 0x700000,
49 .bus_num = 0,
56 /* SPI controller data, SPI (0) */
59 .bus_num = 0,
65 [0] = {
67 .end = MCFDSPI_BASE0 + 0xFF,
87 .id = 0,
107 __raw_writeb(0x80, MCFGPIO_PAR_DSPIOWL); in init_stmark2()
[all …]
/Linux-v6.1/drivers/misc/habanalabs/include/goya/asic_reg/
Dmmu_masks.h23 #define MMU_INPUT_FIFO_THRESHOLD_PCI_SHIFT 0
24 #define MMU_INPUT_FIFO_THRESHOLD_PCI_MASK 0x7
26 #define MMU_INPUT_FIFO_THRESHOLD_PSOC_MASK 0x70
28 #define MMU_INPUT_FIFO_THRESHOLD_DMA_MASK 0x700
30 #define MMU_INPUT_FIFO_THRESHOLD_CPU_MASK 0x7000
32 #define MMU_INPUT_FIFO_THRESHOLD_MME_MASK 0x70000
34 #define MMU_INPUT_FIFO_THRESHOLD_TPC_MASK 0x700000
36 #define MMU_INPUT_FIFO_THRESHOLD_OTHER_MASK 0x7000000
39 #define MMU_MMU_ENABLE_R_SHIFT 0
40 #define MMU_MMU_ENABLE_R_MASK 0x1
[all …]
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/bif/
Dbif_5_1_sh_mask.h27 #define MM_INDEX__MM_OFFSET_MASK 0x7fffffff
28 #define MM_INDEX__MM_OFFSET__SHIFT 0x0
29 #define MM_INDEX__MM_APER_MASK 0x80000000
30 #define MM_INDEX__MM_APER__SHIFT 0x1f
31 #define MM_INDEX_HI__MM_OFFSET_HI_MASK 0xffffffff
32 #define MM_INDEX_HI__MM_OFFSET_HI__SHIFT 0x0
33 #define MM_DATA__MM_DATA_MASK 0xffffffff
34 #define MM_DATA__MM_DATA__SHIFT 0x0
35 #define BIF_MM_INDACCESS_CNTL__MM_INDACCESS_DIS_MASK 0x2
36 #define BIF_MM_INDACCESS_CNTL__MM_INDACCESS_DIS__SHIFT 0x1
[all …]
/Linux-v6.1/drivers/staging/r8188eu/include/
DHal8188EPhyReg.h8 /* BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF */
10 /* 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 */
11 /* 3. RF register 0x00-2E */
18 /* 1. Page1(0x100) */
20 #define rPMAC_Reset 0x100
21 #define rPMAC_TxStart 0x104
22 #define rPMAC_TxLegacySIG 0x108
23 #define rPMAC_TxHTSIG1 0x10c
24 #define rPMAC_TxHTSIG2 0x110
25 #define rPMAC_PHYDebug 0x114
[all …]
/Linux-v6.1/drivers/staging/rtl8712/
Drtl871x_mp_phy_regdef.h36 * BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF
38 * 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00
39 * 3. RF register 0x00-2E
44 * 1. Page1(0x100)
46 #define rPMAC_Reset 0x100
47 #define rPMAC_TxStart 0x104
48 #define rPMAC_TxLegacySIG 0x108
49 #define rPMAC_TxHTSIG1 0x10c
50 #define rPMAC_TxHTSIG2 0x110
51 #define rPMAC_PHYDebug 0x114
[all …]
/Linux-v6.1/drivers/gpu/drm/nouveau/nvkm/subdev/bios/
Dshadowramin.c35 if (offset + length <= 0x00100000) { in pramin_read()
37 *(u32 *)&bios->data[i] = nvkm_rd32(device, 0x700000 + i); in pramin_read()
40 return 0; in pramin_read()
49 nvkm_wr32(device, 0x001700, priv->bar0); in pramin_fini()
60 u64 addr = 0; in pramin_init()
68 addr = device->chipset == 0x170; /*XXX: find the fuse reg for this */ in pramin_init()
71 addr = nvkm_rd32(device, 0x021c04); in pramin_init()
74 addr = nvkm_rd32(device, 0x022500); in pramin_init()
75 if (addr & 0x00000001) { in pramin_init()
85 addr = nvkm_rd32(device, 0x625f04); in pramin_init()
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/pinctrl/
Dqcom,sc8180x-pinctrl.yaml72 - pattern: "^gpio([0-9]|[1-9][0-9]|1[0-8][0-9])$"
120 pattern: "^gpio([0-9]|[1-9][0-9]|1[0-8][0-9])$"
132 reg = <0x03100000 0x300000>,
133 <0x03500000 0x700000>,
134 <0x03d00000 0x300000>;
141 gpio-ranges = <&tlmm 0 0 190>;
/Linux-v6.1/drivers/staging/rtl8723bs/include/
DHal8192CPhyReg.h41 /* BB-PHY register PMAC 0x100 PHY 0x800 - 0xEFF */
43 /* 2. 0x800/0x900/0xA00/0xC00/0xD00/0xE00 */
44 /* 3. RF register 0x00-2E */
52 /* 1. Page1(0x100) */
54 #define rPMAC_Reset 0x100
55 #define rPMAC_TxStart 0x104
56 #define rPMAC_TxLegacySIG 0x108
57 #define rPMAC_TxHTSIG1 0x10c
58 #define rPMAC_TxHTSIG2 0x110
59 #define rPMAC_PHYDebug 0x114
[all …]
/Linux-v6.1/drivers/net/ethernet/chelsio/cxgb/
Delmer0.h39 #define A_ELMER0_VERSION 0x100000
40 #define A_ELMER0_PHY_CFG 0x100004
41 #define A_ELMER0_INT_ENABLE 0x100008
42 #define A_ELMER0_INT_CAUSE 0x10000c
43 #define A_ELMER0_GPI_CFG 0x100010
44 #define A_ELMER0_GPI_STAT 0x100014
45 #define A_ELMER0_GPO 0x100018
46 #define A_ELMER0_PORT0_MI1_CFG 0x400000
48 #define S_MI1_MDI_ENABLE 0
61 #define M_MI1_SOF 0x3
[all …]
/Linux-v6.1/arch/arm/mach-davinci/
Dda8xx.h51 #define DA8XX_CP_INTC_BASE 0xfffee000
55 #define DA8XX_SYSCFG0_BASE (IO_PHYS + 0x14000)
57 #define DA8XX_JTAG_ID_REG 0x18
58 #define DA8XX_HOST1CFG_REG 0x44
59 #define DA8XX_CHIPSIG_REG 0x174
60 #define DA8XX_CFGCHIP0_REG 0x17c
61 #define DA8XX_CFGCHIP1_REG 0x180
62 #define DA8XX_CFGCHIP2_REG 0x184
63 #define DA8XX_CFGCHIP3_REG 0x188
64 #define DA8XX_CFGCHIP4_REG 0x18c
[all …]
/Linux-v6.1/arch/arm/mach-sa1100/
Dhackkit.c59 { /* Flash bank 0 */
60 .virtual = 0xe8000000,
61 .pfn = __phys_to_pfn(0x00000000),
62 .length = 0x01000000,
81 sa1100_register_uart(0, 1); /* com port */ in hackkit_map_io()
103 .size = 0x00040000,
104 .offset = 0x00000000,
108 .size = 0x00040000,
112 .size = 0x00100000,
116 .size = 0x00180000,
[all …]
/Linux-v6.1/drivers/video/fbdev/
Dg364fb.c34 #define G364_MEM_BASE 0xe4400000
35 #define G364_PORT_BASE 0xe4000000
36 #define ID_REG 0xe4000000 /* Read only */
37 #define BOOT_REG 0xe4080000
38 #define TIMING_REG 0xe4080108 /* to 0x080170 - DON'T TOUCH! */
39 #define DISPLAY_REG 0xe4080118
40 #define VDISPLAY_REG 0xe4080150
41 #define MASK_REG 0xe4080200
42 #define CTLA_REG 0xe4080300
43 #define CURS_TOGGLE 0x800000
[all …]
/Linux-v6.1/arch/arm/boot/dts/
Darmada-370-dlink-dns327l.dts9 * There's still some unknown device on i2c address 0x13
28 memory@0 {
30 reg = <0x00000000 0x20000000>; /* 512 MiB */
34 ranges = <MBUS_ID(0xf0, 0x01) 0 0xd0000000 0x100000
35 MBUS_ID(0x01, 0xe0) 0 0xfff00000 0x100000
36 MBUS_ID(0x09, 0x01) 0 0xf1100000 0x10000>;
52 pinctrl-0 = <
73 gpios = <&gpio2 0 GPIO_ACTIVE_LOW>;
79 pinctrl-0 = <
111 #size-cells = <0>;
[all …]
Dnuvoton-npcm750-evb.dts50 reg = <0x0 0x20000000>;
70 flash@0 {
75 reg = <0>;
81 bbuboot1@0 {
83 reg = <0x0000000 0x80000>;
88 reg = <0x0080000 0x80000>;
93 reg = <0x0100000 0x40000>;
98 reg = <0x0140000 0xC0000>;
102 reg = <0x0200000 0x400000>;
106 reg = <0x0600000 0x700000>;
[all …]
/Linux-v6.1/drivers/pinctrl/freescale/
Dpinctrl-vf610.c17 VF610_PAD_PTA6 = 0,
308 reg &= ~0x2; in vf610_pmx_gpio_set_direction()
310 reg |= 0x2; in vf610_pmx_gpio_set_direction()
313 return 0; in vf610_pmx_gpio_set_direction()
321 .mux_mask = 0x700000,
/Linux-v6.1/drivers/net/wireless/realtek/rtlwifi/rtl8723ae/
Dreg.h7 #define REG_SYS_ISO_CTRL 0x0000
8 #define REG_SYS_FUNC_EN 0x0002
9 #define REG_APS_FSMCO 0x0004
10 #define REG_SYS_CLKR 0x0008
11 #define REG_9346CR 0x000A
12 #define REG_EE_VPD 0x000C
13 #define REG_AFE_MISC 0x0010
14 #define REG_SPS0_CTRL 0x0011
15 #define REG_SPS_OCP_CFG 0x0018
16 #define REG_RSV_CTRL 0x001C
[all …]

1234