Home
last modified time | relevance | path

Searched +full:0 +full:x4038 (Results 1 – 25 of 35) sorted by relevance

12

/Linux-v6.1/drivers/gpu/drm/nouveau/nvkm/subdev/devinit/
Dnv04.c40 u32 patt = 0xdeadbeef; in nv04_devinit_meminit()
52 nvkm_wrvgas(device, 0, 1, nvkm_rdvgas(device, 0, 1) | 0x20); in nv04_devinit_meminit()
53 nvkm_mask(device, NV04_PFB_DEBUG_0, 0, NV04_PFB_DEBUG_0_REFRESH_OFF); in nv04_devinit_meminit()
55 nvkm_mask(device, NV04_PFB_BOOT_0, ~0, in nv04_devinit_meminit()
60 for (i = 0; i < 4; i++) in nv04_devinit_meminit()
63 fbmem_poke(fb, 0x400000, patt + 1); in nv04_devinit_meminit()
65 if (fbmem_peek(fb, 0) == patt + 1) { in nv04_devinit_meminit()
70 NV04_PFB_DEBUG_0_REFRESH_OFF, 0); in nv04_devinit_meminit()
72 for (i = 0; i < 4; i++) in nv04_devinit_meminit()
75 if ((fbmem_peek(fb, 0xc) & 0xffff) != (patt & 0xffff)) in nv04_devinit_meminit()
[all …]
/Linux-v6.1/include/linux/mfd/wm831x/
Dgpio.h14 * R16440-16455 (0x4038-0x4047) - GPIOx Control
16 #define WM831X_GPN_DIR 0x8000 /* GPN_DIR */
17 #define WM831X_GPN_DIR_MASK 0x8000 /* GPN_DIR */
20 #define WM831X_GPN_PULL_MASK 0x6000 /* GPN_PULL - [14:13] */
23 #define WM831X_GPN_INT_MODE 0x1000 /* GPN_INT_MODE */
24 #define WM831X_GPN_INT_MODE_MASK 0x1000 /* GPN_INT_MODE */
27 #define WM831X_GPN_PWR_DOM 0x0800 /* GPN_PWR_DOM */
28 #define WM831X_GPN_PWR_DOM_MASK 0x0800 /* GPN_PWR_DOM */
31 #define WM831X_GPN_POL 0x0400 /* GPN_POL */
32 #define WM831X_GPN_POL_MASK 0x0400 /* GPN_POL */
[all …]
Dcore.h25 #define WM831X_RESET_ID 0x00
26 #define WM831X_REVISION 0x01
27 #define WM831X_PARENT_ID 0x4000
28 #define WM831X_SYSVDD_CONTROL 0x4001
29 #define WM831X_THERMAL_MONITORING 0x4002
30 #define WM831X_POWER_STATE 0x4003
31 #define WM831X_WATCHDOG 0x4004
32 #define WM831X_ON_PIN_CONTROL 0x4005
33 #define WM831X_RESET_CONTROL 0x4006
34 #define WM831X_CONTROL_INTERFACE 0x4007
[all …]
/Linux-v6.1/arch/parisc/include/uapi/asm/
Dsocket.h9 #define SOL_SOCKET 0xffff
11 #define SO_DEBUG 0x0001
12 #define SO_REUSEADDR 0x0004
13 #define SO_KEEPALIVE 0x0008
14 #define SO_DONTROUTE 0x0010
15 #define SO_BROADCAST 0x0020
16 #define SO_LINGER 0x0080
17 #define SO_OOBINLINE 0x0100
18 #define SO_REUSEPORT 0x0200
19 #define SO_SNDBUF 0x1001
[all …]
/Linux-v6.1/Documentation/devicetree/bindings/arm/apple/
Dapple,pmgr.yaml20 pattern: "^power-management@[0-9a-f]+$"
41 "power-controller@[0-9a-f]+$":
63 reg = <0x2 0x3b700000 0x0 0x14000>;
67 reg = <0x1c0 8>;
68 #power-domain-cells = <0>;
69 #reset-cells = <0>;
76 reg = <0x220 8>;
77 #power-domain-cells = <0>;
78 #reset-cells = <0>;
85 reg = <0x270 8>;
[all …]
/Linux-v6.1/drivers/net/fddi/skfp/h/
Dsmt_p.h19 #define SMT_P0012 0x0012
21 #define SMT_P0015 0x0015
22 #define SMT_P0016 0x0016
23 #define SMT_P0017 0x0017
24 #define SMT_P0018 0x0018
25 #define SMT_P0019 0x0019
27 #define SMT_P001A 0x001a
28 #define SMT_P001B 0x001b
29 #define SMT_P001C 0x001c
30 #define SMT_P001D 0x001d
[all …]
/Linux-v6.1/arch/powerpc/include/asm/
Dspu.h23 #define MFC_PUT_CMD 0x20
24 #define MFC_PUTS_CMD 0x28
25 #define MFC_PUTR_CMD 0x30
26 #define MFC_PUTF_CMD 0x22
27 #define MFC_PUTB_CMD 0x21
28 #define MFC_PUTFS_CMD 0x2A
29 #define MFC_PUTBS_CMD 0x29
30 #define MFC_PUTRF_CMD 0x32
31 #define MFC_PUTRB_CMD 0x31
32 #define MFC_PUTL_CMD 0x24
[all …]
/Linux-v6.1/drivers/net/wireless/ath/ath9k/
Dreg.h22 #define AR_CR 0x0008
23 #define AR_CR_RXE (AR_SREV_9300_20_OR_LATER(ah) ? 0x0000000c : 0x00000004)
24 #define AR_CR_RXD 0x00000020
25 #define AR_CR_SWI 0x00000040
27 #define AR_RXDP 0x000C
29 #define AR_CFG 0x0014
30 #define AR_CFG_SWTD 0x00000001
31 #define AR_CFG_SWTB 0x00000002
32 #define AR_CFG_SWRD 0x00000004
33 #define AR_CFG_SWRB 0x00000008
[all …]
/Linux-v6.1/drivers/gpu/drm/radeon/
Dradeon_agp.c49 { PCI_VENDOR_ID_INTEL, 0x2550, PCI_VENDOR_ID_ATI, 0x4152, 0x1458, 0x4038, 4},
51 { PCI_VENDOR_ID_INTEL, 0x2570, PCI_VENDOR_ID_ATI, 0x4a4e, PCI_VENDOR_ID_DELL, 0x5106, 4},
53 { PCI_VENDOR_ID_INTEL, 0x2570, PCI_VENDOR_ID_ATI, 0x5964,
54 0x148c, 0x2073, 4},
56 { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x4c59,
57 PCI_VENDOR_ID_IBM, 0x052f, 1},
59 { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x4e50,
60 PCI_VENDOR_ID_IBM, 0x0550, 1},
62 { PCI_VENDOR_ID_INTEL, 0x3340, PCI_VENDOR_ID_ATI, 0x4c66,
63 PCI_VENDOR_ID_IBM, 0x054d, 1},
[all …]
/Linux-v6.1/drivers/clk/qcom/
Dmmcc-msm8974.c46 { P_XO, 0 },
60 { P_XO, 0 },
78 { P_XO, 0 },
94 { P_XO, 0 },
110 { P_XO, 0 },
128 { P_XO, 0 },
146 { P_XO, 0 },
164 .l_reg = 0x0004,
165 .m_reg = 0x0008,
166 .n_reg = 0x000c,
[all …]
Dmmcc-msm8996.c65 { 1500000000, 2000000000, 0 },
71 { 1500000000, 2000000000, 0 },
75 { 500000000, 1500000000, 0 },
79 .offset = 0x0,
84 .enable_reg = 0x100,
85 .enable_mask = BIT(0),
98 .offset = 0x0,
113 .offset = 0x30,
118 .enable_reg = 0x100,
132 .offset = 0x30,
[all …]
/Linux-v6.1/drivers/net/ethernet/agere/
Det131x.h53 #define LBCIF_DWORD0_GROUP 0xAC
54 #define LBCIF_DWORD1_GROUP 0xB0
57 #define LBCIF_ADDRESS_REGISTER 0xAC
58 #define LBCIF_DATA_REGISTER 0xB0
59 #define LBCIF_CONTROL_REGISTER 0xB1
60 #define LBCIF_STATUS_REGISTER 0xB2
63 #define LBCIF_CONTROL_SEQUENTIAL_READ 0x01
64 #define LBCIF_CONTROL_PAGE_WRITE 0x02
65 #define LBCIF_CONTROL_EEPROM_RELOAD 0x08
66 #define LBCIF_CONTROL_TWO_BYTE_ADDR 0x20
[all …]
/Linux-v6.1/drivers/media/usb/gspca/
Dsq930x.c35 #define Generic 0
52 .priv = 0},
61 #define SQ930_CTRL_UCBUS_IO 0x0001
62 #define SQ930_CTRL_I2C_IO 0x0002
63 #define SQ930_CTRL_GPIO 0x0005
64 #define SQ930_CTRL_CAP_START 0x0010
65 #define SQ930_CTRL_CAP_STOP 0x0011
66 #define SQ930_CTRL_SET_EXPOSURE 0x001d
67 #define SQ930_CTRL_RESET 0x001e
68 #define SQ930_CTRL_GET_DEV_INFO 0x001f
[all …]
/Linux-v6.1/include/video/
Dpm3fb.h19 #define PM3ResetStatus 0x0000
20 #define PM3IntEnable 0x0008
21 #define PM3IntFlags 0x0010
22 #define PM3InFIFOSpace 0x0018
23 #define PM3OutFIFOWords 0x0020
24 #define PM3DMAAddress 0x0028
25 #define PM3DMACount 0x0030
26 #define PM3ErrorFlags 0x0038
27 #define PM3VClkCtl 0x0040
28 #define PM3TestRegister 0x0048
[all …]
/Linux-v6.1/drivers/gpu/drm/nouveau/dispnv04/
Dcrtc.c71 regp->CRTC[NV_CIO_CRE_CSB] = 0x80; in nv_crtc_set_digital_vibrance()
85 if (level < 0) /* blur is in hw range 0x3f -> 0x20 */ in nv_crtc_set_image_sharpening()
86 level += 0x40; in nv_crtc_set_image_sharpening()
103 /* NV4x 0x40.. pll notes:
104 * gpu pll: 0x4000 + 0x4004
105 * ?gpu? pll: 0x4008 + 0x400c
106 * vpll1: 0x4010 + 0x4014
107 * vpll2: 0x4018 + 0x401c
108 * mpll: 0x4020 + 0x4024
109 * mpll: 0x4038 + 0x403c
[all …]
/Linux-v6.1/drivers/pci/controller/
Dpcie-brcmstb.c37 #define BRCM_PCIE_CAP_REGS 0x00ac
40 #define PCIE_RC_CFG_VENDOR_VENDOR_SPECIFIC_REG1 0x0188
41 #define PCIE_RC_CFG_VENDOR_VENDOR_SPECIFIC_REG1_ENDIAN_MODE_BAR2_MASK 0xc
42 #define PCIE_RC_CFG_VENDOR_SPCIFIC_REG1_LITTLE_ENDIAN 0x0
44 #define PCIE_RC_CFG_PRIV1_ID_VAL3 0x043c
45 #define PCIE_RC_CFG_PRIV1_ID_VAL3_CLASS_CODE_MASK 0xffffff
47 #define PCIE_RC_CFG_PRIV1_LINK_CAPABILITY 0x04dc
48 #define PCIE_RC_CFG_PRIV1_LINK_CAPABILITY_ASPM_SUPPORT_MASK 0xc00
50 #define PCIE_RC_DL_MDIO_ADDR 0x1100
51 #define PCIE_RC_DL_MDIO_WR_DATA 0x1104
[all …]
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/dpcs/
Ddpcs_3_1_4_offset.h31 // base address: 0x0
32 …DPCSSYS_CR0_SUP_DIG_IDCODE_LO 0x0000
33 …DPCSSYS_CR0_SUP_DIG_IDCODE_HI 0x0001
34 …DPCSSYS_CR0_SUP_DIG_REFCLK_OVRD_IN 0x0002
35 …DPCSSYS_CR0_SUP_DIG_MPLLA_DIV_CLK_OVRD_IN 0x0003
36 …DPCSSYS_CR0_SUP_DIG_MPLLA_HDMI_CLK_OVRD_IN 0x0004
37 …DPCSSYS_CR0_SUP_DIG_MPLLB_DIV_CLK_OVRD_IN 0x0005
38 …DPCSSYS_CR0_SUP_DIG_MPLLB_HDMI_CLK_OVRD_IN 0x0006
39 …DPCSSYS_CR0_SUP_DIG_MPLLA_OVRD_IN_0 0x0007
40 …DPCSSYS_CR0_SUP_DIG_MPLLA_OVRD_IN_1 0x0008
[all …]
Ddpcs_4_2_0_offset.h27 // base address: 0x0
28 …DPCSSYS_CR0_DPCSSYS_CR_ADDR 0x2934
30 …DPCSSYS_CR0_DPCSSYS_CR_DATA 0x2935
35 // base address: 0x360
36 …DPCSSYS_CR1_DPCSSYS_CR_ADDR 0x2a0c
38 …DPCSSYS_CR1_DPCSSYS_CR_DATA 0x2a0d
43 // base address: 0x6c0
44 …DPCSSYS_CR2_DPCSSYS_CR_ADDR 0x2ae4
46 …DPCSSYS_CR2_DPCSSYS_CR_DATA 0x2ae5
51 // base address: 0xa20
[all …]
Ddpcs_4_2_2_offset.h14 // base address: 0x0
15 …DPCSSYS_CR0_DPCSSYS_CR_ADDR 0x2934
17 …DPCSSYS_CR0_DPCSSYS_CR_DATA 0x2935
22 // base address: 0x360
23 …DPCSSYS_CR1_DPCSSYS_CR_ADDR 0x2a0c
25 …DPCSSYS_CR1_DPCSSYS_CR_DATA 0x2a0d
30 // base address: 0x6c0
31 …DPCSSYS_CR2_DPCSSYS_CR_ADDR 0x2ae4
33 …DPCSSYS_CR2_DPCSSYS_CR_DATA 0x2ae5
38 // base address: 0xa20
[all …]
Ddpcs_4_2_3_offset.h31 // base address: 0x0
32 …DPCSSYS_CR0_DPCSSYS_CR_ADDR 0x2934
34 …DPCSSYS_CR0_DPCSSYS_CR_DATA 0x2935
39 // base address: 0x360
40 …DPCSSYS_CR1_DPCSSYS_CR_ADDR 0x2a0c
42 …DPCSSYS_CR1_DPCSSYS_CR_DATA 0x2a0d
47 // base address: 0x6c0
48 …DPCSSYS_CR2_DPCSSYS_CR_ADDR 0x2ae4
50 …DPCSSYS_CR2_DPCSSYS_CR_DATA 0x2ae5
55 // base address: 0xa20
[all …]
/Linux-v6.1/drivers/media/pci/tw5864/
Dtw5864-reg.h11 /* 0x0000 ~ 0x1ffc - H264 Register Map */
12 /* [15:0] The Version register for H264 core (Read Only) */
13 #define TW5864_H264REV 0x0000
15 #define TW5864_EMU 0x0004
18 #define TW5864_EMU_EN_DDR BIT(0)
40 #define TW5864_UNDECLARED_H264REV_PART2 0x0008
42 #define TW5864_SLICE 0x000c
45 #define TW5864_VLC_SLICE_END BIT(0)
52 * [15:0] Two bit for each channel (channel 0 ~ 7). Each two bits are the buffer
55 #define TW5864_ENC_BUF_PTR_REC1 0x0010
[all …]
/Linux-v6.1/sound/soc/mediatek/mt8195/
Dmt8195-reg.h13 #define AFE_SRAM_BASE (0x10880000)
14 #define AFE_SRAM_SIZE (0x10000)
16 #define AUDIO_TOP_CON0 (0x0000)
17 #define AUDIO_TOP_CON1 (0x0004)
18 #define AUDIO_TOP_CON2 (0x0008)
19 #define AUDIO_TOP_CON3 (0x000c)
20 #define AUDIO_TOP_CON4 (0x0010)
21 #define AUDIO_TOP_CON5 (0x0014)
22 #define AUDIO_TOP_CON6 (0x0018)
23 #define AFE_MAS_HADDR_MSB (0x0020)
[all …]
/Linux-v6.1/drivers/gpu/drm/amd/include/asic_reg/dce/
Ddce_6_0_d.h26 #define ixATTR00 0x0000
27 #define ixATTR01 0x0001
28 #define ixATTR02 0x0002
29 #define ixATTR03 0x0003
30 #define ixATTR04 0x0004
31 #define ixATTR05 0x0005
32 #define ixATTR06 0x0006
33 #define ixATTR07 0x0007
34 #define ixATTR08 0x0008
35 #define ixATTR09 0x0009
[all …]
/Linux-v6.1/drivers/net/ethernet/sun/
Dcassini.h8 * vendor id: 0x108E (Sun Microsystems, Inc.)
9 * device id: 0xabba (Cassini)
10 * revision ids: 0x01 = Cassini
11 * 0x02 = Cassini rev 2
12 * 0x10 = Cassini+
13 * 0x11 = Cassini+ 0.2u
15 * vendor id: 0x100b (National Semiconductor)
16 * device id: 0x0035 (DP83065/Saturn)
17 * revision ids: 0x30 = Saturn B2
19 * rings are all offset from 0.
[all …]
/Linux-v6.1/drivers/pinctrl/tegra/
Dpinctrl-tegra194.c1368 .mux_bit = 0, \
1382 #define drive_touch_clk_pcc4 DRV_PINGROUP_ENTRY_Y(0x2004, 12, 5, 20, 5, -1, -1, -1, -1, …
1383 #define drive_uart3_rx_pcc6 DRV_PINGROUP_ENTRY_Y(0x200c, 12, 5, 20, 5, -1, -1, -1, -1, …
1384 #define drive_uart3_tx_pcc5 DRV_PINGROUP_ENTRY_Y(0x2014, 12, 5, 20, 5, -1, -1, -1, -1, …
1385 #define drive_gen8_i2c_sda_pdd2 DRV_PINGROUP_ENTRY_Y(0x201c, 12, 5, 20, 5, -1, -1, -1, -1, …
1386 #define drive_gen8_i2c_scl_pdd1 DRV_PINGROUP_ENTRY_Y(0x2024, 12, 5, 20, 5, -1, -1, -1, -1, …
1387 #define drive_spi2_mosi_pcc2 DRV_PINGROUP_ENTRY_Y(0x202c, 12, 5, 20, 5, -1, -1, -1, -1, …
1388 #define drive_gen2_i2c_scl_pcc7 DRV_PINGROUP_ENTRY_Y(0x2034, 12, 5, 20, 5, -1, -1, -1, -1, …
1389 #define drive_spi2_cs0_pcc3 DRV_PINGROUP_ENTRY_Y(0x203c, 12, 5, 20, 5, -1, -1, -1, -1, …
1390 #define drive_gen2_i2c_sda_pdd0 DRV_PINGROUP_ENTRY_Y(0x2044, 12, 5, 20, 5, -1, -1, -1, -1, …
[all …]

12