Searched +full:0 +full:x2f100000 (Results 1 – 3 of 3) sorted by relevance
/Linux-v6.1/arch/arm64/boot/dts/arm/ |
D | foundation-v8-gicv3.dtsi | 13 ranges = <0x0 0x0 0x2f000000 0x100000>; 15 reg = <0x0 0x2f000000 0x0 0x10000>, 16 <0x0 0x2f100000 0x0 0x200000>, 17 <0x0 0x2c000000 0x0 0x2000>, 18 <0x0 0x2c010000 0x0 0x2000>, 19 <0x0 0x2c02f000 0x0 0x2000>; 26 reg = <0x20000 0x20000>;
|
D | fvp-base-revc.dts | 15 /memreserve/ 0x80000000 0x00010000; 43 #size-cells = <0>; 45 cpu0: cpu@0 { 48 reg = <0x0 0x000>; 54 reg = <0x0 0x100>; 60 reg = <0x0 0x200>; 66 reg = <0x0 0x300>; 72 reg = <0x0 0x10000>; 78 reg = <0x0 0x10100>; 84 reg = <0x0 0x10200>; [all …]
|
/Linux-v6.1/Documentation/devicetree/bindings/interrupt-controller/ |
D | arm,gic-v3.yaml | 33 enum: [ 0, 1, 2 ] 46 The 1st cell is the interrupt type; 0 for SPI interrupts, 1 for PPI 51 SPI interrupts are in the range [0-987]. PPI interrupts are in the 52 range [0-15]. Extented SPI interrupts are in the range [0-1023]. 53 Extended PPI interrupts are in the range [0-127]. 56 bits[3:0] trigger type and level flags. 68 of 0 if present. 83 ARMv8.0 architecture such as Cortex-A32, A34, A35, A53, A57, A72 and 99 multipleOf: 0x10000 100 exclusiveMinimum: 0 [all …]
|