/Linux-v6.6/drivers/gpu/drm/msm/disp/dpu1/catalog/ |
D | dpu_3_0_msm8998.h | 12 .max_mixer_blendstages = 0x7, 26 .base = 0x0, .len = 0x458, 29 [DPU_CLK_CTRL_VIG0] = { .reg_off = 0x2ac, .bit_off = 0 }, 30 [DPU_CLK_CTRL_VIG1] = { .reg_off = 0x2b4, .bit_off = 0 }, 31 [DPU_CLK_CTRL_VIG2] = { .reg_off = 0x2bc, .bit_off = 0 }, 32 [DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 }, 33 [DPU_CLK_CTRL_DMA0] = { .reg_off = 0x2ac, .bit_off = 8 }, 34 [DPU_CLK_CTRL_DMA1] = { .reg_off = 0x2b4, .bit_off = 8 }, 35 [DPU_CLK_CTRL_DMA2] = { .reg_off = 0x2c4, .bit_off = 8 }, 36 [DPU_CLK_CTRL_DMA3] = { .reg_off = 0x2c4, .bit_off = 12 }, [all …]
|
/Linux-v6.6/Documentation/devicetree/bindings/pinctrl/ |
D | intel,pinctrl-keembay.yaml | 45 '^gpio@[0-9a-f]*$': 78 0 - Fast(~100MHz) 80 enum: [0, 1] 99 gpio@0 { 101 reg = <0x600b0000 0x88>, 102 <0x600b0190 0x1ac>; 104 ngpios = <0x50>; 105 #gpio-cells = <0x2>; 121 reg = <0x600c0000 0x88>, 122 <0x600c0190 0x1ac>; [all …]
|
/Linux-v6.6/drivers/clk/sunxi-ng/ |
D | ccu-sun20i-d1-r.c | 26 r_ahb_apb0_parents, 0x000, 27 0, 5, /* M */ 30 0); 34 r_ahb_apb0_parents, 0x00c, 35 0, 5, /* M */ 38 0); 42 0x11c, BIT(0), 0); 44 0x12c, BIT(0), 0); 46 0x1ac, BIT(0), 0); 53 r_ir_rx_parents, 0x1c0, [all …]
|
/Linux-v6.6/drivers/phy/qualcomm/ |
D | phy-qcom-qmp-pcs-pcie-v6_20.h | 10 #define QPHY_PCIE_V6_20_PCS_POWER_STATE_CONFIG2 0x00c 11 #define QPHY_PCIE_V6_20_PCS_TX_RX_CONFIG 0x018 12 #define QPHY_PCIE_V6_20_PCS_ENDPOINT_REFCLK_DRIVE 0x01c 13 #define QPHY_PCIE_V6_20_PCS_OSC_DTCT_ATCIONS 0x090 14 #define QPHY_PCIE_V6_20_PCS_EQ_CONFIG1 0x0a0 15 #define QPHY_PCIE_V6_20_PCS_EQ_CONFIG5 0x108 16 #define QPHY_PCIE_V6_20_PCS_G4_PRE_GAIN 0x15c 17 #define QPHY_PCIE_V6_20_PCS_RX_MARGINING_CONFIG1 0x17c 18 #define QPHY_PCIE_V6_20_PCS_RX_MARGINING_CONFIG3 0x184 19 #define QPHY_PCIE_V6_20_PCS_RX_MARGINING_CONFIG5 0x18c [all …]
|
D | phy-qcom-qmp-pcs-v2.h | 10 #define QPHY_V2_PCS_SW_RESET 0x000 11 #define QPHY_V2_PCS_POWER_DOWN_CONTROL 0x004 12 #define QPHY_V2_PCS_START_CONTROL 0x008 13 #define QPHY_V2_PCS_TXDEEMPH_M6DB_V0 0x024 14 #define QPHY_V2_PCS_TXDEEMPH_M3P5DB_V0 0x028 15 #define QPHY_V2_PCS_ENDPOINT_REFCLK_DRIVE 0x054 16 #define QPHY_V2_PCS_RX_IDLE_DTCT_CNTRL 0x058 17 #define QPHY_V2_PCS_POWER_STATE_CONFIG1 0x060 18 #define QPHY_V2_PCS_POWER_STATE_CONFIG2 0x064 19 #define QPHY_V2_PCS_POWER_STATE_CONFIG4 0x06c [all …]
|
D | phy-qcom-qmp-qserdes-com-v6.h | 11 #define QSERDES_V6_COM_SSC_STEP_SIZE1_MODE1 0x00 12 #define QSERDES_V6_COM_SSC_STEP_SIZE2_MODE1 0x04 13 #define QSERDES_V6_COM_CP_CTRL_MODE1 0x10 14 #define QSERDES_V6_COM_PLL_RCTRL_MODE1 0x14 15 #define QSERDES_V6_COM_PLL_CCTRL_MODE1 0x18 16 #define QSERDES_V6_COM_CORECLK_DIV_MODE1 0x1c 17 #define QSERDES_V6_COM_LOCK_CMP1_MODE1 0x20 18 #define QSERDES_V6_COM_LOCK_CMP2_MODE1 0x24 19 #define QSERDES_V6_COM_DEC_START_MODE1 0x28 20 #define QSERDES_V6_COM_DEC_START_MSB_MODE1 0x2c [all …]
|
D | phy-qcom-qmp-qserdes-txrx-v5_20.h | 10 #define QSERDES_V5_20_TX_RES_CODE_LANE_OFFSET_TX 0x30 11 #define QSERDES_V5_20_TX_RES_CODE_LANE_OFFSET_RX 0x34 12 #define QSERDES_V5_20_TX_LANE_MODE_1 0x78 13 #define QSERDES_V5_20_TX_LANE_MODE_2 0x7c 14 #define QSERDES_V5_20_TX_LANE_MODE_3 0x80 15 #define QSERDES_V5_20_TX_RCV_DETECT_LVL_2 0x90 16 #define QSERDES_V5_20_TX_VMODE_CTRL1 0xb0 17 #define QSERDES_V5_20_TX_PI_QEC_CTRL 0xcc 20 #define QSERDES_V5_20_RX_UCDR_FO_GAIN_RATE2 0x008 21 #define QSERDES_V5_20_RX_UCDR_FO_GAIN_RATE3 0x00c [all …]
|
D | phy-qcom-qmp-qserdes-com-v5.h | 10 #define QSERDES_V5_COM_ATB_SEL1 0x000 11 #define QSERDES_V5_COM_ATB_SEL2 0x004 12 #define QSERDES_V5_COM_FREQ_UPDATE 0x008 13 #define QSERDES_V5_COM_BG_TIMER 0x00c 14 #define QSERDES_V5_COM_SSC_EN_CENTER 0x010 15 #define QSERDES_V5_COM_SSC_ADJ_PER1 0x014 16 #define QSERDES_V5_COM_SSC_ADJ_PER2 0x018 17 #define QSERDES_V5_COM_SSC_PER1 0x01c 18 #define QSERDES_V5_COM_SSC_PER2 0x020 19 #define QSERDES_V5_COM_SSC_STEP_SIZE1_MODE0 0x024 [all …]
|
D | phy-qcom-qmp-qserdes-com-v4.h | 10 #define QSERDES_V4_COM_ATB_SEL1 0x000 11 #define QSERDES_V4_COM_ATB_SEL2 0x004 12 #define QSERDES_V4_COM_FREQ_UPDATE 0x008 13 #define QSERDES_V4_COM_BG_TIMER 0x00c 14 #define QSERDES_V4_COM_SSC_EN_CENTER 0x010 15 #define QSERDES_V4_COM_SSC_ADJ_PER1 0x014 16 #define QSERDES_V4_COM_SSC_ADJ_PER2 0x018 17 #define QSERDES_V4_COM_SSC_PER1 0x01c 18 #define QSERDES_V4_COM_SSC_PER2 0x020 19 #define QSERDES_V4_COM_SSC_STEP_SIZE1_MODE0 0x024 [all …]
|
D | phy-qcom-qmp-pcs-v3.h | 10 #define QPHY_V3_PCS_SW_RESET 0x000 11 #define QPHY_V3_PCS_POWER_DOWN_CONTROL 0x004 12 #define QPHY_V3_PCS_START_CONTROL 0x008 13 #define QPHY_V3_PCS_TXMGN_V0 0x00c 14 #define QPHY_V3_PCS_TXMGN_V1 0x010 15 #define QPHY_V3_PCS_TXMGN_V2 0x014 16 #define QPHY_V3_PCS_TXMGN_V3 0x018 17 #define QPHY_V3_PCS_TXMGN_V4 0x01c 18 #define QPHY_V3_PCS_TXMGN_LS 0x020 19 #define QPHY_V3_PCS_TXDEEMPH_M6DB_V0 0x024 [all …]
|
D | phy-qcom-qmp-qserdes-com.h | 10 #define QSERDES_COM_ATB_SEL1 0x000 11 #define QSERDES_COM_ATB_SEL2 0x004 12 #define QSERDES_COM_FREQ_UPDATE 0x008 13 #define QSERDES_COM_BG_TIMER 0x00c 14 #define QSERDES_COM_SSC_EN_CENTER 0x010 15 #define QSERDES_COM_SSC_ADJ_PER1 0x014 16 #define QSERDES_COM_SSC_ADJ_PER2 0x018 17 #define QSERDES_COM_SSC_PER1 0x01c 18 #define QSERDES_COM_SSC_PER2 0x020 19 #define QSERDES_COM_SSC_STEP_SIZE1 0x024 [all …]
|
D | phy-qcom-qmp-pcs-v4.h | 10 #define QPHY_V4_PCS_SW_RESET 0x000 11 #define QPHY_V4_PCS_REVISION_ID0 0x004 12 #define QPHY_V4_PCS_REVISION_ID1 0x008 13 #define QPHY_V4_PCS_REVISION_ID2 0x00c 14 #define QPHY_V4_PCS_REVISION_ID3 0x010 15 #define QPHY_V4_PCS_PCS_STATUS1 0x014 16 #define QPHY_V4_PCS_PCS_STATUS2 0x018 17 #define QPHY_V4_PCS_PCS_STATUS3 0x01c 18 #define QPHY_V4_PCS_PCS_STATUS4 0x020 19 #define QPHY_V4_PCS_PCS_STATUS5 0x024 [all …]
|
/Linux-v6.6/drivers/media/platform/chips-media/ |
D | coda_regs.h | 14 #define CODA_REG_BIT_CODE_RUN 0x000 15 #define CODA_REG_RUN_ENABLE (1 << 0) 16 #define CODA_REG_BIT_CODE_DOWN 0x004 17 #define CODA_DOWN_ADDRESS_SET(x) (((x) & 0xffff) << 16) 18 #define CODA_DOWN_DATA_SET(x) ((x) & 0xffff) 19 #define CODA_REG_BIT_HOST_IN_REQ 0x008 20 #define CODA_REG_BIT_INT_CLEAR 0x00c 21 #define CODA_REG_BIT_INT_CLEAR_SET 0x1 22 #define CODA_REG_BIT_INT_STATUS 0x010 23 #define CODA_REG_BIT_CODE_RESET 0x014 [all …]
|
/Linux-v6.6/include/linux/mfd/ |
D | idt82p33_reg.h | 10 #define REG_ADDR(page, offset) (((page) << 0x7) | ((offset) & 0x7f)) 13 #define DPLL1_TOD_CNFG 0x134 14 #define DPLL2_TOD_CNFG 0x1B4 16 #define DPLL1_TOD_STS 0x10B 17 #define DPLL2_TOD_STS 0x18B 19 #define DPLL1_TOD_TRIGGER 0x115 20 #define DPLL2_TOD_TRIGGER 0x195 22 #define DPLL1_OPERATING_MODE_CNFG 0x120 23 #define DPLL2_OPERATING_MODE_CNFG 0x1A0 25 #define DPLL1_HOLDOVER_FREQ_CNFG 0x12C [all …]
|
/Linux-v6.6/Documentation/devicetree/bindings/interrupt-controller/ |
D | fsl,ls-extirq.yaml | 39 const: 0 77 - const: 0x7 78 - const: 0 96 - const: 0xf 97 - const: 0 107 #address-cells = <0>; 109 reg = <0x1ac 4>; 111 <0 0 &gic GIC_SPI 163 IRQ_TYPE_LEVEL_HIGH>, 112 <1 0 &gic GIC_SPI 164 IRQ_TYPE_LEVEL_HIGH>, 113 <2 0 &gic GIC_SPI 165 IRQ_TYPE_LEVEL_HIGH>, [all …]
|
/Linux-v6.6/drivers/usb/fotg210/ |
D | fotg210-udc.h | 14 /* Global Mask of HC/OTG/DEV interrupt Register(0xC4) */ 15 #define FOTG210_GMIR 0xC4 16 #define GMIR_INT_POLARITY 0x8 /*Active High*/ 17 #define GMIR_MHC_INT 0x4 18 #define GMIR_MOTG_INT 0x2 19 #define GMIR_MDEV_INT 0x1 21 /* Device Main Control Register(0x100) */ 22 #define FOTG210_DMCR 0x100 29 #define DMCR_CAP_RMWAKUP (1 << 0) 31 /* Device Address Register(0x104) */ [all …]
|
/Linux-v6.6/arch/arm64/boot/dts/freescale/ |
D | imx8mm-pinfunc.h | 14 #define MX8MM_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x028 0x290 0x000 0x0 0… 15 #define MX8MM_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROOT 0x028 0x290 0x4C0 0x1 0… 16 #define MX8MM_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K 0x028 0x290 0x000 0x5 0… 17 #define MX8MM_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_EXT_CLK1 0x028 0x290 0x000 0x6 0… 18 #define MX8MM_IOMUXC_GPIO1_IO00_SJC_FAIL 0x028 0x290 0x000 0x7 0… 19 #define MX8MM_IOMUXC_GPIO1_IO01_GPIO1_IO1 0x02C 0x294 0x000 0x0 0… 20 #define MX8MM_IOMUXC_GPIO1_IO01_PWM1_OUT 0x02C 0x294 0x000 0x1 0… 21 #define MX8MM_IOMUXC_GPIO1_IO01_ANAMIX_REF_CLK_24M 0x02C 0x294 0x4BC 0x5 0… 22 #define MX8MM_IOMUXC_GPIO1_IO01_CCMSRCGPCMIX_EXT_CLK2 0x02C 0x294 0x000 0x6 0… 23 #define MX8MM_IOMUXC_GPIO1_IO01_SJC_ACTIVE 0x02C 0x294 0x000 0x7 0… [all …]
|
D | imx8mq-pinfunc.h | 15 #define MX8MQ_IOMUXC_PMIC_STBY_REQ_CCMSRCGPCMIX_PMIC_STBY_REQ 0x014 0x27C 0x000 0x0 0… 16 #define MX8MQ_IOMUXC_PMIC_ON_REQ_SNVSMIX_PMIC_ON_REQ 0x018 0x280 0x000 0x0 0… 17 #define MX8MQ_IOMUXC_ONOFF_SNVSMIX_ONOFF 0x01C 0x284 0x000 0x0 0… 18 #define MX8MQ_IOMUXC_POR_B_SNVSMIX_POR_B 0x020 0x288 0x000 0x0 0… 19 #define MX8MQ_IOMUXC_RTC_RESET_B_SNVSMIX_RTC_RESET_B 0x024 0x28C 0x000 0x0 0… 20 #define MX8MQ_IOMUXC_GPIO1_IO00_GPIO1_IO0 0x028 0x290 0x000 0x0 0… 21 #define MX8MQ_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_ENET_PHY_REF_CLK_ROOT 0x028 0x290 0x4C0 0x1 0… 22 #define MX8MQ_IOMUXC_GPIO1_IO00_ANAMIX_REF_CLK_32K 0x028 0x290 0x000 0x5 0… 23 #define MX8MQ_IOMUXC_GPIO1_IO00_CCMSRCGPCMIX_EXT_CLK1 0x028 0x290 0x000 0x6 0… 24 #define MX8MQ_IOMUXC_GPIO1_IO00_SJC_FAIL 0x028 0x290 0x000 0x7 0… [all …]
|
/Linux-v6.6/arch/arm/boot/dts/nxp/imx/ |
D | imx50-pinfunc.h | 13 #define MX50_PAD_KEY_COL0__KPP_COL_0 0x020 0x2cc 0x000 0x0 0x0 14 #define MX50_PAD_KEY_COL0__GPIO4_0 0x020 0x2cc 0x000 0x1 0x0 15 #define MX50_PAD_KEY_COL0__EIM_NANDF_CLE 0x020 0x2cc 0x000 0x2 0x0 16 #define MX50_PAD_KEY_COL0__CTI_TRIGIN7 0x020 0x2cc 0x000 0x6 0x0 17 #define MX50_PAD_KEY_COL0__USBPHY1_TXREADY 0x020 0x2cc 0x000 0x7 0x0 18 #define MX50_PAD_KEY_ROW0__KPP_ROW_0 0x024 0x2d0 0x000 0x0 0x0 19 #define MX50_PAD_KEY_ROW0__GPIO4_1 0x024 0x2d0 0x000 0x1 0x0 20 #define MX50_PAD_KEY_ROW0__EIM_NANDF_ALE 0x024 0x2d0 0x000 0x2 0x0 21 #define MX50_PAD_KEY_ROW0__CTI_TRIGIN_ACK7 0x024 0x2d0 0x000 0x6 0x0 22 #define MX50_PAD_KEY_ROW0__USBPHY1_RXVALID 0x024 0x2d0 0x000 0x7 0x0 [all …]
|
D | imx25-pinfunc.h | 16 #define MX25_PAD_A10__A10 0x008 0x000 0x000 0x00 0x000 17 #define MX25_PAD_A10__GPIO_4_0 0x008 0x000 0x000 0x05 0x000 19 #define MX25_PAD_A13__A13 0x00c 0x22C 0x000 0x00 0x000 20 #define MX25_PAD_A13__GPIO_4_1 0x00c 0x22C 0x000 0x05 0x000 21 #define MX25_PAD_A13__LCDC_CLS 0x00c 0x22C 0x000 0x07 0x000 23 #define MX25_PAD_A14__A14 0x010 0x230 0x000 0x00 0x000 24 #define MX25_PAD_A14__GPIO_2_0 0x010 0x230 0x000 0x05 0x000 25 #define MX25_PAD_A14__SIM1_CLK1 0x010 0x230 0x000 0x06 0x000 26 #define MX25_PAD_A14__LCDC_SPL 0x010 0x230 0x000 0x07 0x000 28 #define MX25_PAD_A15__A15 0x014 0x234 0x000 0x00 0x000 [all …]
|
/Linux-v6.6/arch/arm/boot/dts/ti/omap/ |
D | dra72x-mmc-iodelay.dtsi | 37 DRA7XX_CORE_IOPAD(0x3754, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_clk.clk */ 38 DRA7XX_CORE_IOPAD(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */ 39 DRA7XX_CORE_IOPAD(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */ 40 DRA7XX_CORE_IOPAD(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 */ 41 DRA7XX_CORE_IOPAD(0x3764, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat2.dat2 */ 42 DRA7XX_CORE_IOPAD(0x3768, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat3.dat3 */ 48 DRA7XX_CORE_IOPAD(0x3754, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_clk.clk */ 49 DRA7XX_CORE_IOPAD(0x3758, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_cmd.cmd */ 50 DRA7XX_CORE_IOPAD(0x375c, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat0.dat0 */ 51 DRA7XX_CORE_IOPAD(0x3760, PIN_INPUT_PULLUP | MUX_MODE0) /* mmc1_dat1.dat1 */ [all …]
|
/Linux-v6.6/arch/arm64/boot/dts/ti/ |
D | k3-am62p5-sk.dts | 29 reg = <0x00000000 0x80000000 0x00000000 0x80000000>, 30 <0x00000008 0x80000000 0x00000001 0x80000000>; 40 reg = <0x00 0x9e780000 0x00 0x80000>; 45 reg = <0x00 0x9e800000 0x00 0x01800000>; /* for OP-TEE */ 51 reg = <0x00 0x9c900000 0x00 0x01e00000>; 61 AM62PX_IOPAD(0x1c8, PIN_INPUT, 0) /* (A22) UART0_RXD */ 62 AM62PX_IOPAD(0x1cc, PIN_OUTPUT, 0) /* (B22) UART0_TXD */ 63 AM62PX_IOPAD(0x1d0, PIN_INPUT, 0) /* (A23) UART0_CTSn */ 64 AM62PX_IOPAD(0x1d4, PIN_OUTPUT, 0) /* (C22) UART0_RTSn */ 71 AM62PX_IOPAD(0x194, PIN_INPUT, 2) /* (D25) MCASP0_AXR3 */ [all …]
|
/Linux-v6.6/drivers/thermal/ti-soc-thermal/ |
D | omap5xxx-bandgap.h | 29 #define OMAP5430_FUSE_OPP_BGAP_GPU 0x0 30 #define OMAP5430_TEMP_SENSOR_GPU_OFFSET 0x150 31 #define OMAP5430_BGAP_THRESHOLD_GPU_OFFSET 0x1A8 32 #define OMAP5430_BGAP_TSHUT_GPU_OFFSET 0x1B4 33 #define OMAP5430_BGAP_DTEMP_GPU_1_OFFSET 0x1F8 34 #define OMAP5430_BGAP_DTEMP_GPU_2_OFFSET 0x1FC 37 #define OMAP5430_FUSE_OPP_BGAP_MPU 0x4 38 #define OMAP5430_TEMP_SENSOR_MPU_OFFSET 0x14C 39 #define OMAP5430_BGAP_THRESHOLD_MPU_OFFSET 0x1A4 40 #define OMAP5430_BGAP_TSHUT_MPU_OFFSET 0x1B0 [all …]
|
/Linux-v6.6/drivers/net/wireless/broadcom/b43/ |
D | radio_2057.c | 17 { 0x0E, 0x20 }, { 0x31, 0x00 }, { 0x32, 0x00 }, { 0x33, 0x00 }, 18 { 0x35, 0x26 }, { 0x3C, 0xff }, { 0x3D, 0xff }, { 0x3E, 0xff }, 19 { 0x3F, 0xff }, { 0x62, 0x33 }, { 0x8A, 0xf0 }, { 0x8B, 0x10 }, 20 { 0x8C, 0xf0 }, { 0x91, 0x3f }, { 0x92, 0x36 }, { 0xA4, 0x8c }, 21 { 0xA8, 0x55 }, { 0xAF, 0x01 }, { 0x10F, 0xf0 }, { 0x110, 0x10 }, 22 { 0x111, 0xf0 }, { 0x116, 0x3f }, { 0x117, 0x36 }, { 0x129, 0x8c }, 23 { 0x12D, 0x55 }, { 0x134, 0x01 }, { 0x15E, 0x00 }, { 0x15F, 0x00 }, 24 { 0x160, 0x00 }, { 0x161, 0x00 }, { 0x162, 0x00 }, { 0x163, 0x00 }, 25 { 0x169, 0x02 }, { 0x16A, 0x00 }, { 0x16B, 0x00 }, { 0x16C, 0x00 }, 26 { 0x1A4, 0x00 }, { 0x1A5, 0x00 }, { 0x1A6, 0x00 }, { 0x1AA, 0x00 }, [all …]
|
/Linux-v6.6/tools/perf/arch/powerpc/util/ |
D | book3s_hcalls.h | 9 {0x4, "H_REMOVE"}, \ 10 {0x8, "H_ENTER"}, \ 11 {0xc, "H_READ"}, \ 12 {0x10, "H_CLEAR_MOD"}, \ 13 {0x14, "H_CLEAR_REF"}, \ 14 {0x18, "H_PROTECT"}, \ 15 {0x1c, "H_GET_TCE"}, \ 16 {0x20, "H_PUT_TCE"}, \ 17 {0x24, "H_SET_SPRG0"}, \ 18 {0x28, "H_SET_DABR"}, \ [all …]
|