Searched +full:0 +full:x0aa00000 (Results 1 – 9 of 9) sorted by relevance
/Linux-v6.1/Documentation/devicetree/bindings/media/ |
D | qcom,sdm845-venus-v2.yaml | 119 reg = <0x0aa00000 0xff000>; 135 iommus = <&apps_smmu 0x10a0 0x8>, 136 <&apps_smmu 0x10b0 0x0>;
|
D | qcom,sdm845-venus.yaml | 133 reg = <0x0aa00000 0xff000>; 140 iommus = <&apps_smmu 0x10a0 0x8>, 141 <&apps_smmu 0x10b0 0x0>;
|
D | qcom,sc7180-venus.yaml | 124 reg = <0x0aa00000 0xff000>; 136 iommus = <&apps_smmu 0x0c00 0x60>;
|
D | qcom,sc7280-venus.yaml | 126 reg = <0x0aa00000 0xd0600>; 142 interconnects = <&gem_noc MASTER_APPSS_PROC 0 &cnoc2 SLAVE_VENUS_CFG 0>, 143 <&mmss_noc MASTER_VIDEO_P0 0 &mc_virt SLAVE_EBI1 0>; 146 iommus = <&apps_smmu 0x2180 0x20>, 147 <&apps_smmu 0x2184 0x20>; 160 iommus = <&apps_smmu 0x21a2 0x0>;
|
D | qcom,sm8250-venus.yaml | 137 reg = <0x0aa00000 0xff000>; 153 iommus = <&apps_smmu 0x2100 0x0400>;
|
/Linux-v6.1/arch/arm64/boot/dts/qcom/ |
D | sc7180.dtsi | 61 #clock-cells = <0>; 67 #clock-cells = <0>; 77 reg = <0x0 0x80000000 0x0 0x600000>; 82 reg = <0x0 0x80600000 0x0 0x200000>; 87 reg = <0x0 0x80800000 0x0 0x20000>; 92 reg = <0x0 0x80820000 0x0 0x20000>; 98 reg = <0x0 0x808ff000 0x0 0x1000>; 103 reg = <0x0 0x80900000 0x0 0x200000>; 108 reg = <0x0 0x80b00000 0x0 0x3900000>; 113 reg = <0 0x8b700000 0 0x10000>; [all …]
|
D | sdm845.dtsi | 75 reg = <0 0x80000000 0 0>; 84 reg = <0 0x85700000 0 0x600000>; 89 reg = <0 0x85e00000 0 0x100000>; 94 reg = <0 0x85fc0000 0 0x20000>; 100 reg = <0x0 0x85fe0000 0 0x20000>; 106 reg = <0x0 0x86000000 0 0x200000>; 112 reg = <0 0x86200000 0 0x2d00000>; 118 reg = <0 0x88f00000 0 0x200000>; 126 reg = <0 0x8ab00000 0 0x1400000>; 131 reg = <0 0x8bf00000 0 0x500000>; [all …]
|
D | sc7280.dtsi | 77 #clock-cells = <0>; 83 #clock-cells = <0>; 94 reg = <0x0 0x004cd000 0x0 0x1000>; 98 reg = <0x0 0x80000000 0x0 0x600000>; 103 reg = <0x0 0x80600000 0x0 0x200000>; 108 reg = <0x0 0x80800000 0x0 0x60000>; 113 reg = <0x0 0x80860000 0x0 0x20000>; 119 reg = <0x0 0x80884000 0x0 0x10000>; 124 reg = <0x0 0x808ff000 0x0 0x1000>; 129 reg = <0x0 0x80900000 0x0 0x200000>; [all …]
|
D | sm8250.dtsi | 80 #clock-cells = <0>; 88 #clock-cells = <0>; 94 #size-cells = <0>; 96 CPU0: cpu@0 { 99 reg = <0x0 0x0>; 106 qcom,freq-domain = <&cpufreq_hw 0>; 123 reg = <0x0 0x100>; 130 qcom,freq-domain = <&cpufreq_hw 0>; 144 reg = <0x0 0x200>; 151 qcom,freq-domain = <&cpufreq_hw 0>; [all …]
|