Home
last modified time | relevance | path

Searched +full:0 +full:x020e0000 (Results 1 – 7 of 7) sorted by relevance

/Linux-v5.15/Documentation/devicetree/bindings/mfd/
Dsyscon.yaml91 reg = <0x01c00000 0x1000>;
97 reg = <0x020e0000 0x38>;
/Linux-v5.15/Documentation/devicetree/bindings/pinctrl/
Dfsl,imx-pinctrl.txt65 pinctrl-0 = <&pinctrl_usdhc4_1>;
70 reg = <0x020e0000 0x4000>;
76 MX6QDL_PAD_SD4_CMD__SD4_CMD 0x17059
77 MX6QDL_PAD_SD4_CLK__SD4_CLK 0x10059
78 MX6QDL_PAD_SD4_DAT0__SD4_DATA0 0x17059
79 MX6QDL_PAD_SD4_DAT1__SD4_DATA1 0x17059
80 MX6QDL_PAD_SD4_DAT2__SD4_DATA2 0x17059
81 MX6QDL_PAD_SD4_DAT3__SD4_DATA3 0x17059
82 MX6QDL_PAD_SD4_DAT4__SD4_DATA4 0x17059
83 MX6QDL_PAD_SD4_DAT5__SD4_DATA5 0x17059
[all …]
/Linux-v5.15/drivers/net/ethernet/dec/tulip/
Dmedia.c28 #define MDIO_SHIFT_CLK 0x10000
29 #define MDIO_DATA_WRITE0 0x00000
30 #define MDIO_DATA_WRITE1 0x20000
31 #define MDIO_ENB 0x00000 /* Ignore the 0x02000 databook setting. */
32 #define MDIO_ENB_IN 0x40000
33 #define MDIO_DATA_READ 0x80000
36 0xB4, 0xB8, 0xBC, 0xC0, 0xC4, 0xC8, 0xCC, 0, 0,0,0,0, 0,0,0,0,
37 0,0xD0,0,0, 0,0,0,0, 0,0,0,0, 0, 0xD4, 0xD8, 0xDC, };
51 int read_cmd = (0xf6 << 10) | ((phy_id & 0x1f) << 5) | location; in tulip_mdio_read()
52 int retval = 0; in tulip_mdio_read()
[all …]
/Linux-v5.15/arch/arm/boot/dts/
Dimx6sl.dtsi51 #size-cells = <0>;
53 cpu@0 {
56 reg = <0x0>;
88 #clock-cells = <0>;
94 #clock-cells = <0>;
102 interrupts = <0 94 IRQ_TYPE_LEVEL_HIGH>;
107 #phy-cells = <0>;
119 reg = <0x00900000 0x20000>;
127 reg = <0x00a01000 0x1000>,
128 <0x00a00100 0x100>;
[all …]
Dimx6sll.dtsi47 #size-cells = <0>;
49 cpu0: cpu@0 {
52 reg = <0>;
84 #clock-cells = <0>;
91 #clock-cells = <0>;
98 #clock-cells = <0>;
99 clock-frequency = <0>;
105 #clock-cells = <0>;
106 clock-frequency = <0>;
119 reg = <0x00900000 0x20000>;
[all …]
Dimx6ul.dtsi58 #size-cells = <0>;
60 cpu0: cpu@0 {
63 reg = <0>;
110 #clock-cells = <0>;
117 #clock-cells = <0>;
124 #clock-cells = <0>;
125 clock-frequency = <0>;
131 #clock-cells = <0>;
132 clock-frequency = <0>;
151 reg = <0x00900000 0x20000>;
[all …]
Dimx6sx.dtsi61 #size-cells = <0>;
63 cpu0: cpu@0 {
66 reg = <0>;
100 #clock-cells = <0>;
107 #clock-cells = <0>;
114 #clock-cells = <0>;
115 clock-frequency = <0>;
121 #clock-cells = <0>;
122 clock-frequency = <0>;
128 #clock-cells = <0>;
[all …]