Home
last modified time | relevance | path

Searched +full:0 +full:x01800000 (Results 1 – 25 of 86) sorted by relevance

1234

/Linux-v6.1/Documentation/devicetree/bindings/clock/
Dqcom,gcc-qcs404.yaml49 reg = <0x01800000 0x80000>;
Dqcom,gcc-ipq8074.yaml53 reg = <0x01800000 0x80000>;
Dqcom,gcc-msm8909.yaml27 - description: DSI phy instance 0 dsi clock
28 - description: DSI phy instance 0 byte clock
51 reg = <0x01800000 0x80000>;
55 clocks = <&xo_board>, <&sleep_clk>, <&dsi0_phy 1>, <&dsi0_phy 0>;
/Linux-v6.1/arch/arm/mach-s3c/
Danubis.h17 #define ANUBIS_CTRL1_NANDSEL (0x3)
21 #define ANUBIS_IDREG_REVMASK (0x7)
33 #define ANUBIS_IOADDR(x) (S3C2410_ADDR((x) + 0x01800000))
39 #define ANUBIS_VA_CTRL1 ANUBIS_IOADDR(0x00000000)
42 #define ANUBIS_VA_IDREG ANUBIS_IOADDR(0x00300000)
45 #define ANUBIS_IDEPRI ANUBIS_IOADDR(0x01000000)
46 #define ANUBIS_IDEPRIAUX ANUBIS_IOADDR(0x01100000)
47 #define ANUBIS_IDESEC ANUBIS_IOADDR(0x01200000)
48 #define ANUBIS_IDESECAUX ANUBIS_IOADDR(0x01300000)
Dvr1000.h14 #define VR1000_CPLD_CTRL2_RAMWEN (0x04) /* SRAM Write Enable */
28 #define VR1000_IOADDR(x) (S3C2410_ADDR((x) + 0x01300000))
32 #define VR1000_VA_CTRL1 VR1000_IOADDR(0x00000000) /* 0x01300000 */
33 #define VR1000_PA_CTRL1 (S3C2410_CS5 | 0x7800000)
35 #define VR1000_VA_CTRL2 VR1000_IOADDR(0x00100000) /* 0x01400000 */
36 #define VR1000_PA_CTRL2 (S3C2410_CS1 | 0x6000000)
38 #define VR1000_VA_CTRL3 VR1000_IOADDR(0x00200000) /* 0x01500000 */
39 #define VR1000_PA_CTRL3 (S3C2410_CS1 | 0x6800000)
41 #define VR1000_VA_CTRL4 VR1000_IOADDR(0x00300000) /* 0x01600000 */
42 #define VR1000_PA_CTRL4 (S3C2410_CS1 | 0x7000000)
[all …]
Dbast.h16 #define BAST_CPLD_CTRL1_LRCOFF (0x00)
17 #define BAST_CPLD_CTRL1_LRCADC (0x01)
18 #define BAST_CPLD_CTRL1_LRCDAC (0x02)
19 #define BAST_CPLD_CTRL1_LRCARM (0x03)
20 #define BAST_CPLD_CTRL1_LRMASK (0x03)
24 #define BAST_CPLD_CTRL2_WNAND (0x04)
25 #define BAST_CPLD_CTLR2_IDERST (0x08)
29 #define BAST_CPLD_CTRL3_IDMASK (0x0e)
30 #define BAST_CPLD_CTRL3_ROMWEN (0x01)
34 #define BAST_CPLD_CTRL4_LLAT (0x01)
[all …]
/Linux-v6.1/drivers/net/wireless/realtek/rtlwifi/btcoexist/
Dhalbtc8822bwifionly.c9 halwifionly_phy_set_bb_reg(wifionlycfg, 0x4c, 0x01800000, 0x2); in ex_hal8822b_wifi_only_hw_config()
11 halwifionly_phy_set_bb_reg(wifionlycfg, 0xcb4, 0xff, 0x77); in ex_hal8822b_wifi_only_hw_config()
13 halwifionly_phy_set_bb_reg(wifionlycfg, 0x974, 0x300, 0x3); in ex_hal8822b_wifi_only_hw_config()
15 halwifionly_phy_set_bb_reg(wifionlycfg, 0x1990, 0x300, 0x0); in ex_hal8822b_wifi_only_hw_config()
17 halwifionly_phy_set_bb_reg(wifionlycfg, 0xcbc, 0x80000, 0x0); in ex_hal8822b_wifi_only_hw_config()
19 halwifionly_phy_set_bb_reg(wifionlycfg, 0x70, 0xff000000, 0x0e); in ex_hal8822b_wifi_only_hw_config()
20 /*gnt_wl=1 , gnt_bt=0*/ in ex_hal8822b_wifi_only_hw_config()
21 halwifionly_phy_set_bb_reg(wifionlycfg, 0x1704, 0xffffffff, 0x7700); in ex_hal8822b_wifi_only_hw_config()
22 halwifionly_phy_set_bb_reg(wifionlycfg, 0x1700, 0xffffffff, 0xc00f0038); in ex_hal8822b_wifi_only_hw_config()
41 halwifionly_phy_set_bb_reg(wifionlycfg, 0xcbc, 0x300, 0x1); in hal8822b_wifi_only_switch_antenna()
[all …]
/Linux-v6.1/arch/arm64/boot/dts/ti/
Dk3-j721e.dtsi43 #size-cells = <0>;
57 cpu0: cpu@0 {
59 reg = <0x000>;
62 i-cache-size = <0xC000>;
65 d-cache-size = <0x8000>;
73 reg = <0x001>;
76 i-cache-size = <0xC000>;
79 d-cache-size = <0x8000>;
89 cache-size = <0x100000>;
130 ranges = <0x00 0x00100000 0x00 0x00100000 0x00 0x00020000>, /* ctrl mmr */
[all …]
Dk3-j721s2-som-p0.dtsi17 reg = <0x00 0x80000000 0x00 0x80000000>,
18 <0x08 0x80000000 0x03 0x80000000>;
28 reg = <0x00 0x9e800000 0x00 0x01800000>;
29 alignment = <0x1000>;
37 #phy-cells = <0>;
45 J721S2_IOPAD(0x0e0, PIN_INPUT_PULLUP, 0) /* (AH25) I2C0_SCL */
46 J721S2_IOPAD(0x0e4, PIN_INPUT_PULLUP, 0) /* (AE24) I2C0_SDA */
52 J721S2_IOPAD(0x028, PIN_INPUT, 0) /* (AB24) MCAN16_RX */
53 J721S2_IOPAD(0x024, PIN_OUTPUT, 0) /* (Y28) MCAN16_TX */
60 pinctrl-0 = <&main_i2c0_pins_default>;
[all …]
Dk3-am62a7-sk.dts30 reg = <0x00000000 0x80000000 0x00000000 0x80000000>;
39 reg = <0x00 0x9e780000 0x00 0x80000>;
40 alignment = <0x1000>;
45 reg = <0x00 0x9e800000 0x00 0x01800000>; /* for OP-TEE */
46 alignment = <0x1000>;
52 reg = <0x00 0x9c900000 0x00 0x01e00000>;
57 vmain_pd: regulator-0 {
103 pinctrl-0 = <&usr_led_pins_default>;
105 led-0 {
118 AM62AX_IOPAD(0x1c8, PIN_INPUT, 0) /* (D14) UART0_RXD */
[all …]
/Linux-v6.1/arch/mips/include/asm/sn/sn0/
Daddrs.h57 #define NASID_BITMASK (0x1ffLL)
62 #define BDDIR_UPPER_MASK (UINT64_CAST 0x7ffff << 10)
63 #define BDECC_UPPER_MASK (UINT64_CAST 0x3ffffff << 3)
70 #define NASID_BITMASK (0xffLL)
76 #define BDDIR_UPPER_MASK (UINT64_CAST 0xfffff << 10)
77 #define BDECC_UPPER_MASK (UINT64_CAST 0x7ffffff << 3)
90 ((widget == 0) ? NODE_BWIN_BASE((nasid), SWIN0_BIGWIN) \
106 #define BWIN_WIDGET_MASK 0x7
150 #define MISC_PROM_BASE PHYS_TO_K0(0x01300000)
151 #define MISC_PROM_SIZE 0x200000
[all …]
/Linux-v6.1/arch/arm/mach-pxa/
Dzeus.h21 #define ZEUS_CPLD_PHYS (PXA_CS4_PHYS+0x2000000)
23 #define ZEUS_PC104IO_PHYS (0x30000000)
25 #define ZEUS_CPLD_VERSION_PHYS (ZEUS_CPLD_PHYS + 0x00000000)
26 #define ZEUS_CPLD_ISA_IRQ_PHYS (ZEUS_CPLD_PHYS + 0x00800000)
27 #define ZEUS_CPLD_CONTROL_PHYS (ZEUS_CPLD_PHYS + 0x01000000)
28 #define ZEUS_CPLD_EXTWDOG_PHYS (ZEUS_CPLD_PHYS + 0x01800000)
31 #define ZEUS_AC97_GPIO 0
68 #define ZEUS_CPLD IOMEM(0xf0000000)
69 #define ZEUS_CPLD_VERSION (ZEUS_CPLD + 0x0000)
70 #define ZEUS_CPLD_ISA_IRQ (ZEUS_CPLD + 0x1000)
[all …]
/Linux-v6.1/arch/m68k/include/asm/
Dtraps.h29 #define VEC_RESETSP (0)
100 #define PS_T (0x8000)
101 #define PS_S (0x2000)
102 #define PS_M (0x1000)
103 #define PS_C (0x0001)
107 #define FC (0x8000)
108 #define FB (0x4000)
109 #define RC (0x2000)
110 #define RB (0x1000)
111 #define DF (0x0100)
[all …]
/Linux-v6.1/arch/powerpc/boot/dts/
Dgamecube.dts24 reg = <0x00000000 0x01800000>;
29 #size-cells = <0>;
31 PowerPC,gekko@0 {
33 reg = <0>;
49 ranges = <0x0c000000 0x0c000000 0x00010000>;
54 reg = <0x0c002000 0x100>;
60 reg = <0x0c003000 0x100>;
73 reg = <0x0c005000 0x200>;
76 memory@0 {
78 reg = <0 0x1000000>; /* 16MB */
[all …]
Dwii.dts20 /*/memreserve/ 0x10000000 0x0004000;*/ /* DSP RAM */
34 reg = <0x00000000 0x01800000 /* MEM1 24MB 1T-SRAM */
35 0x10000000 0x04000000>; /* MEM2 64MB GDDR3 */
40 #size-cells = <0>;
42 PowerPC,broadway@0 {
44 reg = <0>;
60 ranges = <0x0c000000 0x0c000000 0x01000000
61 0x0d000000 0x0d000000 0x00800000
62 0x0d800000 0x0d800000 0x00800000>;
68 reg = <0x0c002000 0x100>;
[all …]
/Linux-v6.1/arch/sh/include/mach-common/mach/
Dsdk7780.h16 #define PA_ROM 0xa0000000 /* EPROM */
17 #define PA_ROM_SIZE 0x00400000 /* EPROM size 4M byte */
18 #define PA_FROM 0xa0800000 /* Flash-ROM */
19 #define PA_FROM_SIZE 0x00400000 /* Flash-ROM size 4M byte */
20 #define PA_EXT1 0xa4000000
21 #define PA_EXT1_SIZE 0x04000000
22 #define PA_SDRAM 0xa8000000 /* DDR-SDRAM(Area2/3) 128MB */
23 #define PA_SDRAM_SIZE 0x08000000
25 #define PA_EXT4 0xb0000000
26 #define PA_EXT4_SIZE 0x04000000
[all …]
/Linux-v6.1/arch/sh/include/mach-se/mach/
Dse7722.h17 #define PA_ROM 0xa0000000 /* EPROM */
18 #define PA_ROM_SIZE 0x00200000 /* EPROM size 2M byte */
19 #define PA_FROM 0xa1000000 /* Flash-ROM */
20 #define PA_FROM_SIZE 0x01000000 /* Flash-ROM size 16M byte */
21 #define PA_EXT1 0xa4000000
22 #define PA_EXT1_SIZE 0x04000000
23 #define PA_SDRAM 0xaC000000 /* DDR-SDRAM(Area3) 64MB */
24 #define PA_SDRAM_SIZE 0x04000000
26 #define PA_EXT4 0xb0000000
27 #define PA_EXT4_SIZE 0x04000000
[all …]
/Linux-v6.1/drivers/clk/qcom/
Dgpucc-sc8280xp.c40 { 249600000, 1800000000, 0 },
44 .l = 0x1c,
45 .alpha = 0xa555,
46 .config_ctl_val = 0x20485699,
47 .config_ctl_hi_val = 0x00002261,
48 .config_ctl_hi1_val = 0x2a9a699c,
49 .test_ctl_val = 0x00000000,
50 .test_ctl_hi_val = 0x00000000,
51 .test_ctl_hi1_val = 0x01800000,
52 .user_ctl_val = 0x00000000,
[all …]
Dgpucc-sm8350.c37 { 249600000, 1750000000, 0 },
41 .l = 0x18,
42 .alpha = 0x6000,
43 .config_ctl_val = 0x20485699,
44 .config_ctl_hi_val = 0x00002261,
45 .config_ctl_hi1_val = 0x2a9a699c,
46 .test_ctl_val = 0x00000000,
47 .test_ctl_hi_val = 0x00000000,
48 .test_ctl_hi1_val = 0x01800000,
49 .user_ctl_val = 0x00000000,
[all …]
/Linux-v6.1/arch/mips/include/asm/mach-rc32434/
Dddr.h49 #define DDR0_PHYS_ADDR 0x18018000
52 #define DDR_MASK 0xffff0000
58 #define RC32434_DDR0_ATA_MSK 0x000000E0
60 #define RC32434_DDR0_DBW_MSK 0x00000100
62 #define RC32434_DDR0_WR_MSK 0x00000600
64 #define RC32434_DDR0_PS_MSK 0x00001800
66 #define RC32434_DDR0_DTYPE_MSK 0x0000e000
68 #define RC32434_DDR0_RFC_MSK 0x000f0000
70 #define RC32434_DDR0_RP_MSK 0x00300000
72 #define RC32434_DDR0_AP_MSK 0x00400000
[all …]
/Linux-v6.1/arch/mips/include/asm/ip32/
Dcrime.h18 #define CRIME_BASE 0x14000000 /* physical */
22 #define CRIME_ID_MASK 0xff
23 #define CRIME_ID_IDBITS 0xf0
24 #define CRIME_ID_IDVALUE 0xa0
25 #define CRIME_ID_REV 0x0f
26 #define CRIME_REV_PETTY 0x00
27 #define CRIME_REV_11 0x11
28 #define CRIME_REV_13 0x13
29 #define CRIME_REV_14 0x14
32 #define CRIME_CONTROL_MASK 0x3fff
[all …]
/Linux-v6.1/sound/soc/amd/
Dacp.h8 #define ACP_PAGE_SIZE_4K_ENABLE 0x02
11 #define ACP_CAPTURE_PTE_OFFSET 0
14 #define ACP_ST_PLAYBACK_PTE_OFFSET 0x04
15 #define ACP_ST_CAPTURE_PTE_OFFSET 0x00
16 #define ACP_ST_BT_PLAYBACK_PTE_OFFSET 0x08
17 #define ACP_ST_BT_CAPTURE_PTE_OFFSET 0x0c
19 #define ACP_GARLIC_CNTL_DEFAULT 0x00000FB4
20 #define ACP_ONION_CNTL_DEFAULT 0x00000FB4
22 #define ACP_PHYSICAL_BASE 0x14000
32 #define ACP_SRAM_BANK_1_ADDRESS 0x4002000
[all …]
/Linux-v6.1/sound/soc/sof/amd/
Dacp-stream.c18 #define PTE_GRP1_OFFSET 0x00000000
19 #define PTE_GRP2_OFFSET 0x00800000
20 #define PTE_GRP3_OFFSET 0x01000000
21 #define PTE_GRP4_OFFSET 0x01800000
22 #define PTE_GRP5_OFFSET 0x02000000
23 #define PTE_GRP6_OFFSET 0x02800000
24 #define PTE_GRP7_OFFSET 0x03000000
25 #define PTE_GRP8_OFFSET 0x03800000
106 for (page_idx = 0; page_idx < stream->num_pages; page_idx++) { in acp_dsp_stream_config()
124 return 0; in acp_dsp_stream_config()
[all …]
/Linux-v6.1/sound/soc/sh/rcar/
Dsrc.c50 for ((i) = 0; \
68 rsnd_mod_write(mod, SRC_SWRSR, 0); in rsnd_src_activation()
75 rsnd_mod_write(mod, SRC_SWRSR, 0); in rsnd_src_halt()
97 return 0; in rsnd_src_convert_rate()
119 unsigned int rate = 0; in rsnd_src_get_rate()
147 0x01800000, /* 6 - 1/6 */
148 0x01000000, /* 6 - 1/4 */
149 0x00c00000, /* 6 - 1/3 */
150 0x00800000, /* 6 - 1/2 */
151 0x00600000, /* 6 - 2/3 */
[all …]
/Linux-v6.1/arch/mips/sgi-ip27/
Dip27-xtalk.c22 #define XBOW_WIDGET_PART_NUM 0x0
23 #define XXBOW_WIDGET_PART_NUM 0xd000 /* Xbow in Xbridge */
46 memset(&w1_res, 0, sizeof(w1_res)); in bridge_platform_create()
85 bd->intr_addr = BIT_ULL(47) + 0x01800000 + PI_INT_PEND_MOD; in bridge_platform_create()
143 pr_info("xtalk:n%d/%d unknown widget (0x%x)\n", in probe_one_port()
148 return 0; in probe_one_port()
199 return 0; in xbow_probe()
215 (RAW_NODE_SWIN_BASE(nasid, 0x0) + WIDGET_ID); in xtalk_probe_node()
220 bridge_platform_create(nasid, 0x8, 0xa); in xtalk_probe_node()
224 pr_info("xtalk:n%d/0 xbow widget\n", nasid); in xtalk_probe_node()
[all …]

1234