/Linux-v6.6/arch/arm64/boot/dts/rockchip/ |
D | rk3588.dtsi | 12 reg = <0x0 0xfd5b8000 0x0 0x10000>; 17 reg = <0x0 0xfd5c0000 0x0 0x100>; 22 reg = <0x0 0xfddc8000 0x0 0x1000>; 23 interrupts = <GIC_SPI 188 IRQ_TYPE_LEVEL_HIGH 0>; 33 #sound-dai-cells = <0>; 39 reg = <0x0 0xfddf4000 0x0 0x1000>; 40 interrupts = <GIC_SPI 186 IRQ_TYPE_LEVEL_HIGH 0>; 50 #sound-dai-cells = <0>; 56 reg = <0x0 0xfddf8000 0x0 0x1000>; 57 interrupts = <GIC_SPI 187 IRQ_TYPE_LEVEL_HIGH 0>; [all …]
|
/Linux-v6.6/arch/powerpc/boot/dts/fsl/ |
D | p1023rdb.dts | 56 size = <0 0x1000000>; 57 alignment = <0 0x1000000>; 60 size = <0 0x400000>; 61 alignment = <0 0x400000>; 64 size = <0 0x2000000>; 65 alignment = <0 0x2000000>; 70 ranges = <0x0 0xf 0xff000000 0x200000>; 74 ranges = <0x0 0xf 0xff200000 0x200000>; 78 ranges = <0x0 0x0 0xff600000 0x200000>; 83 reg = <0x53>; [all …]
|
D | mpc8536ds.dtsi | 36 nor@0,0 { 40 reg = <0x0 0x0 0x8000000>; 44 partition@0 { 45 reg = <0x0 0x03000000>; 50 reg = <0x03000000 0x00e00000>; 56 reg = <0x03e00000 0x00200000>; 62 reg = <0x04000000 0x00400000>; 67 reg = <0x04400000 0x03b00000>; 72 reg = <0x07f00000 0x00080000>; 77 reg = <0x07f80000 0x00080000>; [all …]
|
D | p1022ds.dtsi | 36 nor@0,0 { 40 reg = <0x0 0x0 0x8000000>; 44 partition@0 { 45 reg = <0x0 0x03000000>; 51 reg = <0x03000000 0x00e00000>; 57 reg = <0x03e00000 0x00200000>; 63 reg = <0x04000000 0x00400000>; 69 reg = <0x04400000 0x03b00000>; 74 reg = <0x07f00000 0x00080000>; 80 reg = <0x07f80000 0x00080000>; [all …]
|
/Linux-v6.6/arch/microblaze/include/asm/ |
D | pvr.h | 13 #define PVR_MSR_BIT 0x400 22 #define PVR0_PVR_FULL_MASK 0x80000000 23 #define PVR0_USE_BARREL_MASK 0x40000000 24 #define PVR0_USE_DIV_MASK 0x20000000 25 #define PVR0_USE_HW_MUL_MASK 0x10000000 26 #define PVR0_USE_FPU_MASK 0x08000000 27 #define PVR0_USE_EXC_MASK 0x04000000 28 #define PVR0_USE_ICACHE_MASK 0x02000000 29 #define PVR0_USE_DCACHE_MASK 0x01000000 30 #define PVR0_USE_MMU 0x00800000 [all …]
|
/Linux-v6.6/arch/sh/include/mach-common/mach/ |
D | sh7785lcr.h | 11 * 0x00000000 - 0x03ffffff(CS0) | NOR Flash | NOR Flash 12 * 0x04000000 - 0x05ffffff(CS1) | PLD | PLD 13 * 0x06000000 - 0x07ffffff(CS1) | I2C | I2C 14 * 0x08000000 - 0x0bffffff(CS2) | USB | DDR SDRAM 15 * 0x0c000000 - 0x0fffffff(CS3) | SD | DDR SDRAM 16 * 0x10000000 - 0x13ffffff(CS4) | SM107 | SM107 17 * 0x14000000 - 0x17ffffff(CS5) | reserved | USB 18 * 0x18000000 - 0x1bffffff(CS6) | reserved | SD 19 * 0x40000000 - 0x5fffffff | DDR SDRAM | (cannot use) 23 #define NOR_FLASH_ADDR 0x00000000 [all …]
|
/Linux-v6.6/drivers/gpu/drm/amd/include/ |
D | yellow_carp_offset.h | 19 static const struct IP_BASE ACP_BASE = { { { { 0x02403800, 0x00480000, 0, 0, 0, 0 } }, 20 { { 0, 0, 0, 0, 0, 0 } }, 21 { { 0, 0, 0, 0, 0, 0 } }, 22 { { 0, 0, 0, 0, 0, 0 } }, 23 { { 0, 0, 0, 0, 0, 0 } }, 24 { { 0, 0, 0, 0, 0, 0 } }, 25 { { 0, 0, 0, 0, 0, 0 } } } }; 26 static const struct IP_BASE ATHUB_BASE = { { { { 0x00000C00, 0x00013300, 0x02408C00, 0, 0, 0 } }, 27 { { 0, 0, 0, 0, 0, 0 } }, 28 { { 0, 0, 0, 0, 0, 0 } }, [all …]
|
D | navi14_ip_offset.h | 39 static const struct IP_BASE ATHUB_BASE ={ { { { 0x00000C00, 0x02408C00, 0, 0, 0 } }, 40 { { 0, 0, 0, 0, 0 } }, 41 { { 0, 0, 0, 0, 0 } }, 42 { { 0, 0, 0, 0, 0 } }, 43 { { 0, 0, 0, 0, 0 } }, 44 { { 0, 0, 0, 0, 0 } }, 45 { { 0, 0, 0, 0, 0 } } } }; 46 static const struct IP_BASE CLK_BASE ={ { { { 0x00016C00, 0x02401800, 0, 0, 0 } }, 47 { { 0x00016E00, 0x02401C00, 0, 0, 0 } }, 48 { { 0x00017000, 0x02402000, 0, 0, 0 } }, [all …]
|
D | sienna_cichlid_ip_offset.h | 39 static const struct IP_BASE ATHUB_BASE = { { { { 0x00000C00, 0x02408C00, 0, 0, 0 } }, 40 { { 0, 0, 0, 0, 0 } }, 41 { { 0, 0, 0, 0, 0 } }, 42 { { 0, 0, 0, 0, 0 } }, 43 { { 0, 0, 0, 0, 0 } }, 44 { { 0, 0, 0, 0, 0 } }, 45 { { 0, 0, 0, 0, 0 } } } }; 46 static const struct IP_BASE CLK_BASE = { { { { 0x00016C00, 0x02401800, 0, 0, 0 } }, 47 { { 0x00016E00, 0x02401C00, 0, 0, 0 } }, 48 { { 0x00017000, 0x02402000, 0, 0, 0 } }, [all …]
|
D | beige_goby_ip_offset.h | 40 static const struct IP_BASE ATHUB_BASE = { { { { 0x00000C00, 0x02408C00, 0, 0, 0, 0 } }, 41 { { 0, 0, 0, 0, 0, 0 } }, 42 { { 0, 0, 0, 0, 0, 0 } }, 43 { { 0, 0, 0, 0, 0, 0 } }, 44 { { 0, 0, 0, 0, 0, 0 } }, 45 { { 0, 0, 0, 0, 0, 0 } }, 46 { { 0, 0, 0, 0, 0, 0 } } } }; 47 static const struct IP_BASE CLK_BASE = { { { { 0x00016C00, 0x02401800, 0, 0, 0, 0 } }, 48 { { 0x00016E00, 0x02401C00, 0, 0, 0, 0 } }, 49 { { 0x00017000, 0x02402000, 0, 0, 0, 0 } }, [all …]
|
D | vangogh_ip_offset.h | 42 static const struct IP_BASE ACP_BASE = { { { { 0x02403800, 0x00480000, 0, 0, 0, 0 } }, 43 { { 0, 0, 0, 0, 0, 0 } }, 44 { { 0, 0, 0, 0, 0, 0 } }, 45 { { 0, 0, 0, 0, 0, 0 } }, 46 { { 0, 0, 0, 0, 0, 0 } }, 47 { { 0, 0, 0, 0, 0, 0 } }, 48 { { 0, 0, 0, 0, 0, 0 } }, 49 { { 0, 0, 0, 0, 0, 0 } } } }; 50 static const struct IP_BASE ATHUB_BASE = { { { { 0x00000C00, 0x00013300, 0x02408C00, 0, 0, 0 } }, 51 { { 0, 0, 0, 0, 0, 0 } }, [all …]
|
D | aldebaran_ip_offset.h | 35 static const struct IP_BASE ATHUB_BASE = { { { { 0x00000C20, 0x02408C00, 0, 0, 0, 0 } }, 36 { { 0, 0, 0, 0, 0, 0 } }, 37 { { 0, 0, 0, 0, 0, 0 } }, 38 { { 0, 0, 0, 0, 0, 0 } }, 39 { { 0, 0, 0, 0, 0, 0 } }, 40 { { 0, 0, 0, 0, 0, 0 } }, 41 { { 0, 0, 0, 0, 0, 0 } } } }; 42 static const struct IP_BASE CLK_BASE = { { { { 0x00016C00, 0x02401800, 0, 0, 0, 0 } }, 43 { { 0x00016E00, 0x02401C00, 0, 0, 0, 0 } }, 44 { { 0x00017000, 0x02402000, 0, 0, 0, 0 } }, [all …]
|
/Linux-v6.6/Documentation/devicetree/bindings/pci/ |
D | intel,keembay-pcie.yaml | 79 reg = <0x37000000 0x00001000>, 80 <0x37300000 0x00001000>, 81 <0x36e00000 0x00200000>, 82 <0x37800000 0x00000200>; 87 ranges = <0x02000000 0 0x36000000 0x36000000 0 0x00e00000>;
|
/Linux-v6.6/sound/soc/mxs/ |
D | mxs-saif.h | 10 #define SAIF_CTRL 0x0 11 #define SAIF_STAT 0x10 12 #define SAIF_DATA 0x20 13 #define SAIF_VERSION 0X30 16 #define BM_SAIF_CTRL_SFTRST 0x80000000 17 #define BM_SAIF_CTRL_CLKGATE 0x40000000 19 #define BM_SAIF_CTRL_BITCLK_MULT_RATE 0x38000000 22 #define BM_SAIF_CTRL_BITCLK_BASE_RATE 0x04000000 23 #define BM_SAIF_CTRL_FIFO_ERROR_IRQ_EN 0x02000000 24 #define BM_SAIF_CTRL_FIFO_SERVICE_IRQ_EN 0x01000000 [all …]
|
/Linux-v6.6/arch/arm/boot/dts/marvell/ |
D | armada-xp-crs305-1g-4s.dtsi | 11 * internal registers to 0xf1000000 (instead of the default 12 * 0xd0000000). The 0xf1000000 is the default used by the recent, 15 * left internal registers mapped at 0xd0000000. If you are in this 33 reg = <0 0x00000000 0 0x20000000>; /* 512 MB */ 50 devbus,badr-skew-ps = <0>; 53 devbus,rd-setup-ps = <0>; 54 devbus,rd-hold-ps = <0>; 57 devbus,sync-enable = <0>; 83 flash@0 { 87 reg = <0>; /* Chip select 0 */ [all …]
|
D | armada-xp-crs326-24g-2s.dtsi | 11 * internal registers to 0xf1000000 (instead of the default 12 * 0xd0000000). The 0xf1000000 is the default used by the recent, 15 * left internal registers mapped at 0xd0000000. If you are in this 33 reg = <0 0x00000000 0 0x20000000>; /* 512 MB */ 50 devbus,badr-skew-ps = <0>; 53 devbus,rd-setup-ps = <0>; 54 devbus,rd-hold-ps = <0>; 57 devbus,sync-enable = <0>; 83 flash@0 { 87 reg = <0>; /* Chip select 0 */ [all …]
|
D | armada-xp-crs328-4c-20s-4s.dtsi | 11 * internal registers to 0xf1000000 (instead of the default 12 * 0xd0000000). The 0xf1000000 is the default used by the recent, 15 * left internal registers mapped at 0xd0000000. If you are in this 33 reg = <0 0x00000000 0 0x20000000>; /* 512 MB */ 50 devbus,badr-skew-ps = <0>; 53 devbus,rd-setup-ps = <0>; 54 devbus,rd-hold-ps = <0>; 57 devbus,sync-enable = <0>; 83 flash@0 { 87 reg = <0>; /* Chip select 0 */ [all …]
|
D | armada-xp-lenovo-ix4-300d.dts | 23 memory@0 { 25 reg = <0 0x00000000 0 0x20000000>; /* 512MB */ 29 ranges = <MBUS_ID(0xf0, 0x01) 0 0 0xd0000000 0x100000 30 MBUS_ID(0x01, 0x1d) 0 0 0xfff00000 0x100000 31 MBUS_ID(0x09, 0x09) 0 0 0xf1100000 0x10000 32 MBUS_ID(0x09, 0x05) 0 0 0xf1110000 0x10000>; 40 pinctrl-0 = <&ge0_rgmii_pins>; 48 pinctrl-0 = <&ge1_rgmii_pins>; 69 reg = <0x2e>; 74 reg = <0x50>; [all …]
|
/Linux-v6.6/drivers/staging/rtl8712/ |
D | rtl8712_xmit.h | 19 #define VO_QUEUE_INX 0 47 /*OFFSET 0*/ 48 #define OFFSET_SZ (0) 54 #define TYPE_MSK (0x03000000) 57 #define PKT_OFFSET_SZ (0) 75 #define RSVD6_MSK (0x00E00000) 79 /*DWORD 0*/
|
/Linux-v6.6/arch/arm64/boot/dts/broadcom/northstar2/ |
D | ns2-xmc.dts | 47 bootargs = "earlycon=uart8250,mmio32,0x66130000"; 52 reg = <0x00000000 0x80000000 0x00000001 0x00000000>; 71 reg = <0x10>; 77 nandcs@0 { 79 reg = <0>; 88 partition@0 { 90 reg = <0x00000000 0x00280000>; /* 2.5MB */ 96 reg = <0x00280000 0x00040000>; /* 0.25MB */ 102 reg = <0x002c0000 0x00040000>; /* 0.25MB */ 108 reg = <0x00300000 0x03d00000>; /* 61MB */ [all …]
|
/Linux-v6.6/drivers/crypto/bcm/ |
D | spum.h | 13 #define SPU_CRYPTO_OPERATION_GENERIC 0x1 19 #define SPU_STATUS_MASK 0x0000FF00 20 #define SPU_STATUS_SUCCESS 0x00000000 21 #define SPU_STATUS_INVALID_ICV 0x00000100 23 #define SPU_STATUS_ERROR_FLAG 0x00020000 72 __be16 offset_mac; /* word 0 [31-16] */ 73 __be16 length_mac; /* word 0 [15-0] */ 75 __be16 length_crypto; /* word 1 [15-0] */ 77 __be16 offset_iv; /* word 2 [15-0] */ 90 u16 reserved; /* [15:0] */ [all …]
|
/Linux-v6.6/drivers/net/ethernet/broadcom/ |
D | bgmac.h | 9 #define BGMAC_DEV_CTL 0x000 10 #define BGMAC_DC_TSM 0x00000002 11 #define BGMAC_DC_CFCO 0x00000004 12 #define BGMAC_DC_RLSS 0x00000008 13 #define BGMAC_DC_MROR 0x00000010 14 #define BGMAC_DC_FCM_MASK 0x00000060 16 #define BGMAC_DC_NAE 0x00000080 17 #define BGMAC_DC_TF 0x00000100 18 #define BGMAC_DC_RDS_MASK 0x00030000 20 #define BGMAC_DC_TDS_MASK 0x000c0000 [all …]
|
/Linux-v6.6/drivers/gpu/drm/nouveau/nvkm/subdev/bios/ |
D | dcb.c | 32 u16 dcb = 0x0000; in dcb_table() 35 dcb = nvbios_rd16(bios, 0x36); in dcb_table() 43 if (*ver >= 0x42) { in dcb_table() 44 nvkm_warn(subdev, "DCB version 0x%02x unknown\n", *ver); in dcb_table() 45 return 0x0000; in dcb_table() 47 if (*ver >= 0x30) { in dcb_table() 48 if (nvbios_rd32(bios, dcb + 6) == 0x4edcbdcb) { in dcb_table() 55 if (*ver >= 0x20) { in dcb_table() 56 if (nvbios_rd32(bios, dcb + 4) == 0x4edcbdcb) { in dcb_table() 64 if (*ver >= 0x15) { in dcb_table() [all …]
|
/Linux-v6.6/sound/soc/codecs/ |
D | cs35l36.h | 16 #define CS35L36_FIRSTREG 0x00000000 17 #define CS35L36_LASTREG 0x00E037FC 18 #define CS35L36_SW_RESET 0x00000000 19 #define CS35L36_SW_REV 0x00000004 20 #define CS35L36_HW_REV 0x00000008 21 #define CS35L36_TESTKEY_CTRL 0x00000020 22 #define CS35L36_USERKEY_CTL 0x00000024 23 #define CS35L36_OTP_MEM30 0x00000478 24 #define CS35L36_OTP_CTRL1 0x00000500 25 #define CS35L36_OTP_CTRL2 0x00000504 [all …]
|
/Linux-v6.6/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn314/ |
D | dcn314_smu.c | 38 #define MP1_BASE__INST0_SEG0 0x00016000 39 #define MP1_BASE__INST0_SEG1 0x0243FC00 40 #define MP1_BASE__INST0_SEG2 0x00DC0000 41 #define MP1_BASE__INST0_SEG3 0x00E00000 42 #define MP1_BASE__INST0_SEG4 0x00E40000 43 #define MP1_BASE__INST0_SEG5 0 64 #define VBIOSSMC_MSG_TestMessage 0x1 65 #define VBIOSSMC_MSG_GetSmuVersion 0x2 66 #define VBIOSSMC_MSG_PowerUpGfx 0x3 67 #define VBIOSSMC_MSG_SetDispclkFreq 0x4 [all …]
|