Home
last modified time | relevance | path

Searched +full:- +full:35000 (Results 1 – 25 of 48) sorted by relevance

12

/Linux-v6.6/drivers/thermal/ti-soc-thermal/
Domap3-thermal-data.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2011-2012 Texas Instruments Inc.
21 #include "ti-thermal.h"
22 #include "ti-bandgap.h"
50 -40000, -40000, -40000, -40000, -40000, -39000, -38000, -36000,
51 -34000, -32000, -31000, -29000, -28000, -26000, -25000, -24000,
52 -22000, -21000, -19000, -18000, -17000, -15000, -14000, -12000,
53 -11000, -9000, -8000, -7000, -5000, -4000, -2000, -1000, 0000,
56 28000, 30000, 31000, 32000, 34000, 35000, 37000, 38000, 39000,
118 -40000, -40000, -40000, -40000, -40000, -40000, -40000, -40000,
[all …]
Domap4-thermal-data.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2011-2012 Texas Instruments Inc.
10 #include "ti-thermal.h"
11 #include "ti-bandgap.h"
12 #include "omap4xxx-bandgap.h"
44 omap4430_adc_to_temp[OMAP4430_ADC_END_VALUE - OMAP4430_ADC_START_VALUE + 1] = {
45 -40000, -38000, -35000, -34000, -32000, -30000, -28000, -26000, -24000,
46 -22000, -20000, -18500, -17000, -15000, -13500, -12000, -10000, -8000,
47 -6500, -5000, -3500, -1500, 0, 2000, 3500, 5000, 6500, 8500, 10000,
49 30000, 32000, 33500, 35000, 37000, 38500, 40000, 42000, 43500, 45000,
[all …]
Domap5-thermal-data.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2011-2012 Texas Instruments Inc.
10 #include "ti-thermal.h"
11 #include "ti-bandgap.h"
12 #include "omap5xxx-bandgap.h"
20 * OMAP5430 MPU thermal sensor register offset and bit-fields
56 * OMAP5430 GPU thermal sensor register offset and bit-fields
93 * OMAP5430 CORE thermal sensor register offset and bit-fields
165 OMAP5430_ADC_END_VALUE - OMAP5430_ADC_START_VALUE + 1] = {
166 /* Index 540 - 549 */
[all …]
Ddra752-thermal-data.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * Tero Kristo <t-kristo@ti.com>
13 #include "ti-thermal.h"
14 #include "ti-bandgap.h"
15 #include "dra752-bandgap.h"
24 * DRA752 CORE thermal sensor register offsets and bit-fields
49 * DRA752 IVA thermal sensor register offsets and bit-fields
74 * DRA752 MPU thermal sensor register offsets and bit-fields
99 * DRA752 DSPEVE thermal sensor register offsets and bit-fields
124 * DRA752 GPU thermal sensor register offsets and bit-fields
[all …]
/Linux-v6.6/drivers/thermal/
Drockchip_thermal.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Copyright (c) 2014-2016, Fuzhou Rockchip Electronics Co., Ltd
4 * Caesar Wang <wxt@rock-chips.com>
55 * struct chip_tsadc_table - hold information about chip-specific differences
69 * struct rockchip_tsadc_chip - hold the private data of tsadc chip
72 * @tshut_temp: the hardware-controlled shutdown temperature value
73 * @tshut_mode: the hardware-controlled shutdown mode (0:CRU 1:GPIO)
74 * @tshut_polarity: the hardware-controlled active polarity (0:LOW 1:HIGH)
80 * @set_tshut_temp: set the hardware-controlled shutdown temperature
81 * @set_tshut_mode: set the hardware-controlled shutdown mode
[all …]
Ddb8500_thermal.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * db8500_thermal.c - DB8500 Thermal Management Implementation
5 * Copyright (C) 2012 ST-Ericsson
6 * Copyright (C) 2012-2019 Linaro Ltd.
13 #include <linux/mfd/dbx500-prcmu.h>
24 * db8500_thermal_points - the interpolation points that trigger
32 35000,
71 *temp = th->interpolated_temp; in db8500_thermal_get_temp()
87 th->cur_index = idx; in db8500_thermal_update_config()
88 th->interpolated_temp = (next_low + next_high)/2; in db8500_thermal_update_config()
[all …]
Dk3_bandgap.c1 // SPDX-License-Identifier: GPL-2.0
5 * Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
35 -40000, -40000, -40000, -40000, -39800, -39400, -39000, -38600, -38200,
36 -37800, -37400, -37000, -36600, -36200, -35800, -35300, -34700, -34200,
37 -33800, -33400, -33000, -32600, -32200, -31800, -31400, -31000, -30600,
38 -30200, -29800, -29400, -29000, -28600, -28200, -27700, -27100, -26600,
39 -26200, -25800, -25400, -25000, -24600, -24200, -23800, -23400, -23000,
40 -22600, -22200, -21800, -21400, -21000, -20500, -19900, -19400, -19000,
41 -18600, -18200, -17800, -17400, -17000, -16600, -16200, -15800, -15400,
42 -15000, -14600, -14200, -13800, -13400, -13000, -12500, -11900, -11400,
[all …]
/Linux-v6.6/drivers/gpu/drm/radeon/
Dradeon_clocks.c42 struct radeon_pll *spll = &rdev->clock.spll; in radeon_legacy_get_engine_clock()
48 fb_div *= spll->reference_freq; in radeon_legacy_get_engine_clock()
72 struct radeon_pll *mpll = &rdev->clock.mpll; in radeon_legacy_get_memory_clock()
78 fb_div *= mpll->reference_freq; in radeon_legacy_get_memory_clock()
106 struct radeon_device *rdev = dev->dev_private; in radeon_read_clocks_OF()
107 struct device_node *dp = rdev->pdev->dev.of_node; in radeon_read_clocks_OF()
109 struct radeon_pll *p1pll = &rdev->clock.p1pll; in radeon_read_clocks_OF()
110 struct radeon_pll *p2pll = &rdev->clock.p2pll; in radeon_read_clocks_OF()
111 struct radeon_pll *spll = &rdev->clock.spll; in radeon_read_clocks_OF()
112 struct radeon_pll *mpll = &rdev->clock.mpll; in radeon_read_clocks_OF()
[all …]
/Linux-v6.6/lib/
Dtest_vmalloc.c1 // SPDX-License-Identifier: GPL-2.0
102 return -1; in random_size_align_alloc_test()
125 return -1; in align_shift_alloc_test()
143 return -1; in fix_align_alloc_test()
162 return -1; in random_size_alloc_test()
175 int rv = -1; in long_busy_list_alloc_test()
218 int rv = -1; in full_fit_alloc_test()
277 return -1; in fix_size_alloc_test()
296 pcpu = vmalloc(sizeof(void __percpu *) * 35000); in pcpu_alloc_test()
298 return -1; in pcpu_alloc_test()
[all …]
/Linux-v6.6/drivers/mtd/nand/raw/
Dnand_timings.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Author: Boris BREZILLON <boris.brezillon@free-electrons.com>
16 * For non-ONFI chips we use the highest possible value for tPROG and tBERS.
89 .tCS_min = 35000,
140 .tRC_min = 35000,
151 .tWC_min = 35000,
316 .tCS_min = 35000,
557 * onfi_find_closest_sdr_mode - Derive the closest ONFI SDR timing mode given a
567 for (mode = ARRAY_SIZE(onfi_sdr_timings) - 1; mode > 0; mode--) { in onfi_find_closest_sdr_mode()
570 if (spec_timings->tCCS_min <= onfi_timings->tCCS_min && in onfi_find_closest_sdr_mode()
[all …]
/Linux-v6.6/drivers/iio/adc/
Dqcom-vadc-common.c1 // SPDX-License-Identifier: GPL-2.0
5 #include <linux/fixp-arith.h>
6 #include <linux/iio/adc/qcom-vadc-common.h>
14 * struct vadc_map_pt - Map the graph representation for ADC channel
26 {1758, -40000 },
27 {1742, -35000 },
28 {1719, -30000 },
29 {1691, -25000 },
30 {1654, -20000 },
31 {1608, -15000 },
[all …]
Dcpcap-adc.c1 // SPDX-License-Identifier: GPL-2.0-only
8 * Copyright (C) 2009-2010 Motorola, Inc.
27 #include <linux/mfd/motorola-cpcap.h>
86 * struct cpcap_adc_ato - timing settings for cpcap adc
103 * struct cpcap_adc - cpcap adc device driver data
125 * enum cpcap_adc_channel - cpcap adc channels
156 * enum cpcap_adc_timing - cpcap adc timing options
168 * struct cpcap_adc_phasing_tbl - cpcap phasing table
184 * struct cpcap_adc_conversion_tbl - cpcap conversion table
202 * struct cpcap_adc_request - cpcap adc request
[all …]
/Linux-v6.6/Documentation/devicetree/bindings/thermal/
Dgeneric-adc-thermal.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/thermal/generic-adc-thermal.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Laxman Dewangan <ldewangan@nvidia.com>
16 temperature using voltage-temperature lookup table.
20 const: generic-adc-thermal
22 '#thermal-sensor-cells':
25 io-channels:
28 io-channel-names:
[all …]
/Linux-v6.6/Documentation/devicetree/bindings/iio/potentiostat/
Dti,lmp91000.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Matt Ranostay <matt.ranostay@konsulko.com>
20 - ti,lmp91000
21 - ti,lmp91002
26 io-channels:
29 ti,external-tia-resistor:
32 If the property ti,tia-gain-ohm is not defined this needs to be set to
35 ti,tia-gain-ohm:
[all …]
/Linux-v6.6/arch/arm64/boot/dts/nvidia/
Dtegra234-p3767.dtsi1 // SPDX-License-Identifier: GPL-2.0
17 vcc-supply = <&vdd_1v8_hs>;
18 address-width = <8>;
21 read-only;
29 compatible = "jedec,spi-nor";
31 spi-max-frequency = <136000000>;
32 spi-tx-bus-width = <4>;
33 spi-rx-bus-width = <4>;
44 bus-width = <4>;
45 cd-gpios = <&gpio TEGRA234_MAIN_GPIO(G, 7) GPIO_ACTIVE_HIGH>;
[all …]
/Linux-v6.6/Documentation/devicetree/bindings/leds/
Dissi,is31fl319x.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Vincent Knecht <vincent.knecht@mailoo.org>
14 Previously known as Si-En SN319{0,1,3,6,9}.
26 - issi,is31fl3190
27 - issi,is31fl3191
28 - issi,is31fl3193
29 - issi,is31fl3196
30 - issi,is31fl3199
[all …]
/Linux-v6.6/drivers/phy/
Dphy-core-mipi-dphy.c1 /* SPDX-License-Identifier: GPL-2.0 */
13 #include <linux/phy/phy-mipi-dphy.h>
16 * Minimum D-PHY timings based on MIPI D-PHY specification. Derived
18 * of the D-PHY specification (v1.2).
29 return -EINVAL; in phy_mipi_dphy_calc_config()
39 cfg->clk_miss = 0; in phy_mipi_dphy_calc_config()
40 cfg->clk_post = 60000 + 52 * ui; in phy_mipi_dphy_calc_config()
41 cfg->clk_pre = 8; in phy_mipi_dphy_calc_config()
42 cfg->clk_prepare = 38000; in phy_mipi_dphy_calc_config()
43 cfg->clk_settle = 95000; in phy_mipi_dphy_calc_config()
[all …]
/Linux-v6.6/drivers/media/dvb-frontends/
Dzl10036.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Driver for Zarlink zl10036 DVB-S silicon tuner
6 * Copyright (C) 2007-2009 Matthias Schwarzott <zzam@gentoo.de>
10 * http://www.mcmilk.de/projects/dvb-card/datasheets/ZL10036.pdf
12 * This one is working: (at my Avermedia DVB-S Pro)
13 * - zl10036 (40pin, FTA)
63 { .addr = state->config->tuner_address, .flags = I2C_M_RD, in zl10036_read_status_reg()
67 if (i2c_transfer(state->i2c, msg, 1) != 1) { in zl10036_read_status_reg()
69 __func__, state->config->tuner_address); in zl10036_read_status_reg()
70 return -EIO; in zl10036_read_status_reg()
[all …]
/Linux-v6.6/include/linux/phy/
Dphy-mipi-dphy.h1 /* SPDX-License-Identifier: GPL-2.0 */
10 * struct phy_configure_opts_mipi_dphy - MIPI D-PHY configuration set
13 * MIPI D-PHY phy.
20 * Clock transitions and disable the Clock Lane HS-RX.
53 * Lane LP-00 Line state immediately before the HS-0 Line
86 * Time, in picoseconds, that the transmitter drives the HS-0
97 * Time, in picoseconds, that the transmitter drives the HS-0
108 * Maximum value: 35000 ps + 4 * @hs_clk_rate period in ps
116 * of @hs_trail or @clk_trail, to the start of the LP- 11
126 * Time, in picoseconds, that the transmitter drives LP-11
[all …]
/Linux-v6.6/arch/arm64/boot/dts/mediatek/
Dmt8183-kukui.dtsi1 // SPDX-License-Identifier: (GPL-2.0 OR MIT)
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
21 stdout-path = "serial0:115200n8";
25 compatible = "pwm-backlight";
27 power-supply = <&bl_pp5000>;
28 enable-gpios = <&pio 176 0>;
29 brightness-levels = <0 1023>;
30 num-interpolated-steps = <1023>;
31 default-brightness-level = <576>;
[all …]
/Linux-v6.6/arch/arm/boot/dts/broadcom/
Dbcm-hr2.dtsi33 #include <dt-bindings/interrupt-controller/arm-gic.h>
34 #include <dt-bindings/interrupt-controller/irq.h>
39 interrupt-parent = <&gic>;
40 #address-cells = <1>;
41 #size-cells = <1>;
44 #address-cells = <1>;
45 #size-cells = <0>;
49 compatible = "arm,cortex-a9";
50 next-level-cache = <&L2>;
56 compatible = "arm,cortex-a9-pmu";
[all …]
/Linux-v6.6/drivers/iio/potentiostat/
Dlmp91000.c1 // SPDX-License-Identifier: GPL-2.0+
3 * lmp91000.c - Support for Texas Instruments digital potentiostats
37 static const int lmp91000_tia_gain[] = { 0, 2750, 3500, 7000, 14000, 35000,
42 #define LMP91000_TEMP_BASE -40
74 /* 64-bit data + 64-bit naturally aligned timestamp */
99 .scan_index = -1,
107 ret = regmap_read(data->regmap, LMP91000_REG_MODECN, &state); in lmp91000_read()
109 return -EINVAL; in lmp91000_read()
111 ret = regmap_write(data->regmap, LMP91000_REG_MODECN, channel); in lmp91000_read()
113 return -EINVAL; in lmp91000_read()
[all …]
/Linux-v6.6/Documentation/hwmon/
Dasc7621.rst20 Andigilog has both the PECI and pre-PECI versions of the Heceta-6, as
21 Intel calls them. Heceta-6e has high frequency PWM and Heceta-6p has
23 Heceta-6e part and aSC7621 is the Heceta-6p part. They are both in
28 have used registers below 20h for vendor-specific functions in addition
29 to those in the Intel-specified vendor range.
32 The fan speed control uses this finer value to produce a "step-less" fan
33 PWM output. These two bytes are "read-locked" to guarantee that once a
34 high or low byte is read, the other byte is locked-in until after the
37 sheet says 10-bits of resolution, although you may find the lower bits
47 We offer GPIO features on the former VID pins. These are open-drain
[all …]
/Linux-v6.6/drivers/iio/health/
Dafe4403.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * AFE4403 Heart Rate Monitors and Low-Cost Pulse Oximeters
5 * Copyright (C) 2015-2016 Texas Instruments Incorporated - https://www.ti.com/
60 * struct afe4403_data - AFE4403 device instance data
126 { 0, 30000 }, { 0, 35000 }, { 0, 45000 }, { 0, 50000 },
147 ret = regmap_field_read(afe->fields[afe440x_attr->field], &reg_val); in afe440x_show_register()
151 if (reg_val >= afe440x_attr->table_size) in afe440x_show_register()
152 return -EINVAL; in afe440x_show_register()
154 vals[0] = afe440x_attr->val_table[reg_val].integer; in afe440x_show_register()
155 vals[1] = afe440x_attr->val_table[reg_val].fract; in afe440x_show_register()
[all …]
/Linux-v6.6/drivers/video/fbdev/aty/
Dradeon_base.c38 * NON-INFRINGEMENT. IN NO EVENT SHALL ATI, VA LINUX SYSTEMS AND/OR
263 static int default_dynclk = -2;
283 if (rinfo->no_schedule || oops_in_progress) in _radeon_msleep()
291 /* Called if (rinfo->errata & CHIP_ERRATA_PLL_DUMMYREADS) is set */ in radeon_pll_errata_after_index_slow()
298 if (rinfo->errata & CHIP_ERRATA_PLL_DELAY) { in radeon_pll_errata_after_data_slow()
302 if (rinfo->errata & CHIP_ERRATA_R300_CG) { in radeon_pll_errata_after_data_slow()
317 spin_lock_irqsave(&rinfo->reg_lock, flags); in _OUTREGP()
322 spin_unlock_irqrestore(&rinfo->reg_lock, flags); in _OUTREGP()
410 if (!rinfo->bios_seg) in radeon_unmap_ROM()
412 pci_unmap_rom(dev, rinfo->bios_seg); in radeon_unmap_ROM()
[all …]

12